{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T15:40:26Z","timestamp":1771515626749,"version":"3.50.1"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T00:00:00Z","timestamp":1726012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"crossref","award":["92064008"],"award-info":[{"award-number":["92064008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Taishan Scholars Program, and Qilu Young Scholar Program of Shandong University"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2024,11,30]]},"abstract":"<jats:p>Most existing architectural studies on ReRAM-based processing-in-memory (PIM) DNN accelerators assume that all weights of the DNN can be mapped to the crossbar at once. However, these studies are over-idealized. ReRAM crossbar resources for calculation are limited because of technological limitations, so multiple weight mapping procedures are required during the inference process. In this article, we propose a static scheduling framework which generates the mapping between DNN weights and ReRAM cells with minimum runtime weight programming cost. We first build a ReRAM crossbar programming latency model by simultaneously considering the DNN weight patterns, ReRAM programming operations, and PIM architecture characteristics. Then, the model is used in the searching process to obtain an optimized weight-to-OU mapping table with minimum online programming latency. Finally, an OU scheduler is used to coordinate the activation sequences of OUs in the crossbars to perform the inference computation correctly. Evaluation results show the proposed framework significantly reduces the weight programming overhead and the overall inference latency for various DNN models with different input datasets.<\/jats:p>","DOI":"10.1145\/3615657","type":"journal-article","created":{"date-parts":[[2023,8,11]],"date-time":"2023-08-11T11:15:11Z","timestamp":1691752511000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Static Scheduling of Weight Programming for DNN Acceleration with Resource Constrained PIM"],"prefix":"10.1145","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-7083-434X","authenticated-orcid":false,"given":"Xin","family":"Gao","sequence":"first","affiliation":[{"name":"Shandong University\/Quan Cheng Laboratory, Qingdao, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9103-9325","authenticated-orcid":false,"given":"Hongyue","family":"Wang","sequence":"additional","affiliation":[{"name":"Shandong University\/Quan Cheng Laboratory, Qingdao, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2304-8494","authenticated-orcid":false,"given":"Yiyan","family":"Chen","sequence":"additional","affiliation":[{"name":"Shandong University, Qingdao, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0118-8135","authenticated-orcid":false,"given":"Yuhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shandong University, Qingdao, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9526-6634","authenticated-orcid":false,"given":"Zhaoyan","family":"Shen","sequence":"additional","affiliation":[{"name":"Shandong University, Qingdao, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6186-5399","authenticated-orcid":false,"given":"Lei","family":"Ju","sequence":"additional","affiliation":[{"name":"Shandong University\/Quan Cheng Laboratory, Qingdao, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,9,11]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"e_1_3_2_4_2","article-title":"Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory","author":"Chi Ping","year":"2016","unstructured":"Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. 2016. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. In ISCA\u201916 (2016).","journal-title":"ISCA\u201916"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218523"},{"key":"e_1_3_2_6_2","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","author":"Devlin Jacob","year":"2018","unstructured":"Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. 2018. BERT: Pre-training of deep bidirectional transformers for language understanding. arXiv preprint arXiv:1810.04805 (2018).","journal-title":"arXiv preprint arXiv:1810.04805"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824830"},{"key":"e_1_3_2_8_2","first-page":"T166\u2013T167","volume-title":"2013 Symposium on VLSI Technology","author":"Hsu Chung-Wei","year":"2013","unstructured":"Chung-Wei Hsu, I-Ting Wang, Chun-Li Lo, Ming-Chung Chiang, Wen-Yueh Jang, Chen-Hsi Lin, and Tuo-Hung Hou. 2013. Self-rectifying bipolar TaO x\/TiO 2 RRAM with superior endurance over 10-12 cycles for 3D high-density storage-class memory. In 2013 Symposium on VLSI Technology. IEEE, T166\u2013T167."},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304048"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3138087"},{"key":"e_1_3_2_11_2","article-title":"A 40-nm MLC-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references","author":"Li Wantong","year":"2022","unstructured":"Wantong Li, Xiaoyu Sun, Shanshi Huang, Hongwu Jiang, and Shimeng Yu. 2022. A 40-nm MLC-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references. IEEE Journal of Solid-State Circuits (2022).","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00073"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240800"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643569"},{"key":"e_1_3_2_15_2","volume-title":"ISSCC\u201920","author":"Liu Qi","year":"2020","unstructured":"Qi Liu, Bin Gao, Peng Yao, Dong Wu, Junren Chen, Yachuan Pang, Wenqiang Zhang, Yan Liao, Cheng-Xin Xue, Wei-Hao Chen, et\u00a0al. 2020. A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing. In ISSCC\u201920."},{"key":"e_1_3_2_16_2","article-title":"ROBERTA: A robustly optimized bert pretraining approach","author":"Liu Yinhan","year":"2019","unstructured":"Yinhan Liu, Myle Ott, Naman Goyal, Jingfei Du, Mandar Joshi, Danqi Chen, Omer Levy, Mike Lewis, Luke Zettlemoyer, and Veselin Stoyanov. 2019. ROBERTA: A robustly optimized bert pretraining approach. arXiv preprint arXiv:1907.11692 (2019).","journal-title":"arXiv preprint arXiv:1907.11692"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3460436"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3001526"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458481"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2908937"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"e_1_3_2_22_2","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R Stanley Williams, and Vivek Srikumar. 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ISCA\u201916.","journal-title":"ISCA\u201916"},{"key":"e_1_3_2_23_2","volume-title":"ICLR\u201915","author":"Simonyan Karen","year":"2015","unstructured":"Karen Simonyan and Andrew Zisserman. 2015. Very deep convolutional networks for large-scale image recognition. In ICLR\u201915."},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401155"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586315"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712536"},{"key":"e_1_3_2_28_2","article-title":"Attention is all you need","volume":"30","author":"Vaswani Ashish","year":"2017","unstructured":"Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, \u0141ukasz Kaiser, and Illia Polosukhin. 2017. Attention is all you need. Advances in Neural Information Processing Systems 30 (2017).","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.50"},{"key":"e_1_3_2_30_2","article-title":"Improving write performance on cross-point RRAM arrays by leveraging multidimensional non-uniformity of cell effective voltage","author":"Wang Chengning","year":"2020","unstructured":"Chengning Wang, Dan Feng, Wei Tong, Jingning Liu, Bing Wu, Wei Zhao, Yang Zhang, and Yiran Chen. 2020. Improving write performance on cross-point RRAM arrays by leveraging multidimensional non-uniformity of cell effective voltage. TC\u201920 (2020).","journal-title":"TC\u201920"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465896"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00074"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415677"},{"issue":"5","key":"e_1_3_2_34_2","first-page":"1009","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","volume":"37","author":"Xia Lixue","year":"2017","unstructured":"Lixue Xia, Boxun Li, Tianqi Tang, and et al.2017. MNSIM: Simulation platform for memristor-based neuromorphic computing system. TCAD 37, 5 (2017), 1009\u20131022.","journal-title":"TCAD"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"e_1_3_2_36_2","volume-title":"ISSCC\u201921","author":"Xue Cheng-Xin","year":"2021","unstructured":"Cheng-Xin Xue, Je-Min Hung, Hui-Yao Kao, and et al.2021. A 22nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices. In ISSCC\u201921."},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322271"},{"key":"e_1_3_2_38_2","volume-title":"ISSCC\u201921","author":"Yoon Jong-Hyeok","year":"2021","unstructured":"Jong-Hyeok Yoon, Muya Chang, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, and Arijit Raychowdhury. 2021. 29.1 A 40nm 64Kb 56.67 TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification. In ISSCC\u201921."},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00029"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0025"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062191"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195799"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218638"},{"key":"e_1_3_2_44_2","article-title":"ERNIE: Enhanced language representation with informative entities","author":"Zhang Zhengyan","year":"2019","unstructured":"Zhengyan Zhang, Xu Han, Zhiyuan Liu, Xin Jiang, Maosong Sun, and Qun Liu. 2019. ERNIE: Enhanced language representation with informative entities. arXiv preprint arXiv:1905.07129 (2019).","journal-title":"arXiv preprint arXiv:1905.07129"},{"key":"e_1_3_2_45_2","article-title":"An energy-efficient inference engine for a configurable ReRAM-based neural network accelerator","author":"Zheng Yang-Lin","year":"2022","unstructured":"Yang-Lin Zheng, Wei-Yi Yang, Ya-Shu Chen, and Ding-Hung Han. 2022. An energy-efficient inference engine for a configurable ReRAM-based neural network accelerator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2022).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00031"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3615657","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3615657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:10:17Z","timestamp":1750295417000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3615657"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,11]]},"references-count":45,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2024,11,30]]}},"alternative-id":["10.1145\/3615657"],"URL":"https:\/\/doi.org\/10.1145\/3615657","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9,11]]},"assertion":[{"value":"2023-01-26","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-07-22","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-09-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}