{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:44Z","timestamp":1750309124451,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"Shenzhen Science and Technology Innovation","award":["JCYJ20220818100814033, KQTD2020820113105004"],"award-info":[{"award-number":["JCYJ20220818100814033, KQTD2020820113105004"]}]},{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2019B010155002"],"award-info":[{"award-number":["2019B010155002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,1,31]]},"abstract":"<jats:p>The resistive random access memory (RRAM) based in-memory computing (IMC) is an emerging architecture to address the challenge of the \u201cmemory wall\u201d problem. The complementary resistive switch (CRS) cell connects two bipolar RRAM elements anti-serially to reduce the sneak current in the crossbar array. The CRS array is a generic computing platform, for the arbitrary logic functions can be implemented in it. The IMC CRS LUT consumes fewer CRS cells than the static CRS LUT. The CRS array has built-in polymorphic characteristics because the correct logic function cannot be distinguished based on the circuit layout. However, the logic state of every CRS cell can be readout after each operation. It helps the attacker to recover the correct function of the IMC CRS LUT. This work discusses the resistance analysis attack of the IMC LUT based on the CRS array. The proposed resistance analysis attack method is able to be applied to different computation styles based on the CRS array, such as the CRS IMPLY, CRS NOR-OR\/NAND-AND, and so on. The attacker can recover the logic function of the LUT by tracing the states of CRS cells. Furthermore, an improved IMC CRS LUT method is proposed and discussed to enhance security. The simulation and analysis results show that the improved IMC CRS LUT can resist various attacks, and it maintains the polymorphic characteristics of the IMC CRS LUT. And the N-bit full adder circuit based on the improved IMC CRS NOR-OR LUTs achieves the best performance compared with the previous counterparts.<\/jats:p>","DOI":"10.1145\/3616870","type":"journal-article","created":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T12:03:32Z","timestamp":1692878612000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["The Resistance Analysis Attack and Security Enhancement of the IMC LUT Based on the Complementary Resistive Switch Cells"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3382-3703","authenticated-orcid":false,"given":"Xiaole","family":"Cui","sequence":"first","affiliation":[{"name":"Peking University Shenzhen Graduate School, China and the Peng Cheng Lab, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4067-9559","authenticated-orcid":false,"given":"Mingqi","family":"Yin","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5527-1699","authenticated-orcid":false,"given":"Hanqing","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0394-8839","authenticated-orcid":false,"given":"Xiaoxin","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University, China and the Peng Cheng Lab, China"}]}],"member":"320","published-online":{"date-parts":[[2023,11,15]]},"reference":[{"issue":"11","key":"e_1_3_1_2_2","doi-asserted-by":"crossref","first-page":"2370","DOI":"10.1109\/TVLSI.2020.3011522","article-title":"Memristive computational memory using memristor overwrite logic (MOL)","volume":"28","author":"Ali Khaled Alhaj","year":"2020","unstructured":"Khaled Alhaj Ali, Mostafa Rizk, Amer Baghdadi, Jean-Philippe Diguet, Jalal Jomaah, Naoya Onizawa, and Takahiro Hanyu. 2020. Memristive computational memory using memristor overwrite logic (MOL). IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28, 11 (2020), 2370\u20132382.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1109\/NEMS.2014.6908847","volume-title":"Proceedings of the 9th IEEE International Conference on Nano\/Micro Engineered and Molecular Systems (NEMS)","author":"Almurib Haider A. F.","year":"2014","unstructured":"Haider A. F. Almurib, T. Nandha Kumar, and Fabrizio Lombardi. 2014. A memristor-based LUT for FPGAs. In Proceedings of the 9th IEEE International Conference on Nano\/Micro Engineered and Molecular Systems (NEMS). 448\u2013453."},{"issue":"11","key":"e_1_3_1_4_2","first-page":"1688","article-title":"Logic design on mirrored memristive crossbars","volume":"65","author":"Amirsoleimani Amirali","year":"2018","unstructured":"Amirali Amirsoleimani, Majid Ahmadi, and Arash Ahmadi. 2018. Logic design on mirrored memristive crossbars. IEEE Transactions on Circuits and Systems II: Express Briefs 65, 11 (2018), 1688\u20131692.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"doi-asserted-by":"publisher","key":"e_1_3_1_5_2","DOI":"10.1088\/1361-6641\/ac6903"},{"doi-asserted-by":"publisher","key":"e_1_3_1_6_2","DOI":"10.1109\/JEDS.2019.2934471"},{"issue":"12","key":"e_1_3_1_7_2","doi-asserted-by":"crossref","first-page":"1850149","DOI":"10.1142\/S0218127418501493","article-title":"Easily cascaded memristor-CMOS hybrid circuit for high-efficiency boolean logic implementation","volume":"28","author":"Dong Zhekang","year":"2018","unstructured":"Zhekang Dong, Donglian Qi, Yufei He, Zhao Xu, Xiaofang Hu, and Shukai Duan. 2018. Easily cascaded memristor-CMOS hybrid circuit for high-efficiency boolean logic implementation. International Journal of Bifurcation and Chaos 28, 12 (2018), 1850149.","journal-title":"International Journal of Bifurcation and Chaos"},{"key":"e_1_3_1_8_2","first-page":"94","volume-title":"Proceedings of the 2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","author":"Gaillardon Pierre-Emmanuel","year":"2012","unstructured":"Pierre-Emmanuel Gaillardon, Davide Sacchetto, Shashikanth Bobba, Yusuf Leblebici, and Giovanni De Micheli. 2012. GMS: Generic memristive structure for non-volatile FPGAs. In Proceedings of the 2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC). 94\u201398."},{"doi-asserted-by":"publisher","key":"e_1_3_1_9_2","DOI":"10.1109\/TNANO.2013.2241075"},{"doi-asserted-by":"publisher","key":"e_1_3_1_10_2","DOI":"10.1109\/TVLSI.2017.2763171"},{"doi-asserted-by":"publisher","key":"e_1_3_1_11_2","DOI":"10.1109\/TCAD.2017.2681079"},{"issue":"2","key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1109\/LED.2018.2886364","article-title":"Reconfigurable boolean logic in memristive crossbar: The principle and implementation","volume":"40","author":"Hu Si-Yu","year":"2019","unstructured":"Si-Yu Hu, Yi Li, Long Cheng, Zhuo-Rui Wang, Ting-Chang Chang, Simon M. Sze, and Xiang-shui Miao. 2019. Reconfigurable boolean logic in memristive crossbar: The principle and implementation. IEEE Electron Device Letters 40, 2 (2019), 200\u2013203.","journal-title":"IEEE Electron Device Letters"},{"doi-asserted-by":"publisher","key":"e_1_3_1_13_2","DOI":"10.1109\/OJSSCS.2021.3123287"},{"doi-asserted-by":"publisher","key":"e_1_3_1_14_2","DOI":"10.1007\/s10825-018-1198-5"},{"issue":"11","key":"e_1_3_1_15_2","doi-asserted-by":"crossref","first-page":"4348","DOI":"10.1109\/TCSI.2019.2926811","article-title":"A family of stateful memristor gates for complete cascading logic","volume":"66","author":"Kim Kyung Min","year":"2019","unstructured":"Kyung Min Kim and R. Stanley Williams. 2019. A family of stateful memristor gates for complete cascading logic. IEEE Transactions on Circuits and Systems I: Regular Papers 66, 11 (2019), 4348\u20134355.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"doi-asserted-by":"publisher","key":"e_1_3_1_16_2","DOI":"10.1109\/DAC18074.2021.9586242"},{"doi-asserted-by":"publisher","key":"e_1_3_1_17_2","DOI":"10.1109\/TCSII.2015.2433536"},{"doi-asserted-by":"publisher","key":"e_1_3_1_18_2","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_3_1_19_2","first-page":"1","volume-title":"Proceedings of the 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications","author":"Kvatinsky Shahar","year":"2012","unstructured":"Shahar Kvatinsky, Nimrod Wald, Guy Satat, Avinoam Kolodny, Uri C. Weiser, and Eby G. Friedman. 2012. MRL - memristor ratioed logic. In Proceedings of the 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications. 1\u20136."},{"doi-asserted-by":"publisher","key":"e_1_3_1_20_2","DOI":"10.1109\/NANOARCH.2009.5226356"},{"doi-asserted-by":"publisher","key":"e_1_3_1_21_2","DOI":"10.1109\/LED.2013.2293354"},{"doi-asserted-by":"publisher","key":"e_1_3_1_22_2","DOI":"10.1038\/nmat2748"},{"doi-asserted-by":"publisher","key":"e_1_3_1_23_2","DOI":"10.1016\/j.aeue.2020.153542"},{"doi-asserted-by":"publisher","key":"e_1_3_1_24_2","DOI":"10.1109\/TVLSI.2007.893581"},{"doi-asserted-by":"publisher","key":"e_1_3_1_25_2","DOI":"10.1109\/LED.2019.2931947"},{"issue":"8","key":"e_1_3_1_26_2","article-title":"Advances of RRAM devices: Resistive switching mechanisms, materials and bionic synaptic application","volume":"10","author":"Shen Zongjie","year":"2020","unstructured":"Zongjie Shen, Chun Zhao, Yanfei Qi, Wangying Xu, Yina Liu, Ivona Z. Mitrovic, Li Yang, and Cezhou Zhao. 2020. Advances of RRAM devices: Resistive switching mechanisms, materials and bionic synaptic application. Nanomaterials 10, 8 (2020), 1437.","journal-title":"Nanomaterials"},{"issue":"15","key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"2200036","DOI":"10.1002\/advs.202200036","article-title":"Reconfigurable and efficient implementation of 16 boolean logics and full-adder functions with memristor crossbar for beyond von neumann in-memory computing","volume":"9","author":"Song Yujie","year":"2022","unstructured":"Yujie Song, Xingsheng Wang, Qiwen Wu, Fan Yang, Chengxu Wang, Meiqing Wang, and Xiangshui Miao. 2022. Reconfigurable and efficient implementation of 16 boolean logics and full-adder functions with memristor crossbar for beyond von neumann in-memory computing. Advanced Science 9, 15 (2022), 2200036.","journal-title":"Advanced Science"},{"doi-asserted-by":"publisher","key":"e_1_3_1_28_2","DOI":"10.1109\/MSSC.2019.2922889"},{"issue":"10","key":"e_1_3_1_29_2","doi-asserted-by":"crossref","first-page":"105019","DOI":"10.1088\/1361-6641\/abaa59","article-title":"Multilevel memristive non-volatile look-up table using two transmission gates one memristor memory cells","volume":"35","author":"Wong C. W. Ian","year":"2020","unstructured":"C. W. Ian Wong and Patrick W. C. Ho. 2020. Multilevel memristive non-volatile look-up table using two transmission gates one memristor memory cells. Semiconductor Science and Technology 35, 10 (Sep2020), 105019.","journal-title":"Semiconductor Science and Technology"},{"key":"e_1_3_1_30_2","first-page":"176","volume-title":"Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","author":"Xie Lei","year":"2017","unstructured":"Lei Xie, H.A. Du Nguyen, Jintao Yu, Ali Kaichouhi, Mottaqiallah Taouil, Mohammad AlFailakawi, and Said Hamdioui. 2017. Scouting Logic: A novel memristor-based logic design for resistive computing. In Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 176\u2013181."},{"doi-asserted-by":"publisher","key":"e_1_3_1_31_2","DOI":"10.1002\/aisy.201900082"},{"issue":"11","key":"e_1_3_1_32_2","doi-asserted-by":"crossref","first-page":"1800189","DOI":"10.1002\/aelm.201800189","article-title":"Fully functional logic-in-memory operations based on a reconfigurable finite-state machine using a single memristor","volume":"4","author":"Xu Nuo","year":"2018","unstructured":"Nuo Xu, Kyung Jean Yoon, Kyung Min Kim, Liang Fang, and Cheol Seong Hwang. 2018. Fully functional logic-in-memory operations based on a reconfigurable finite-state machine using a single memristor. Advanced Electronic Materials 4, 11 (2018), 1800189.","journal-title":"Advanced Electronic Materials"},{"doi-asserted-by":"publisher","key":"e_1_3_1_33_2","DOI":"10.1109\/TNANO.2015.2504841"},{"key":"e_1_3_1_34_2","first-page":"1","volume-title":"Proceedings of the 2014 Design, Automation  \\(\\&\\)  Test in Europe Conference  \\(\\&\\)  Exhibition (DATE)","author":"Yang Yuanfan","year":"2014","unstructured":"Yuanfan Yang, Jimson Mathew, Dhiraj K. Pradhan, Marco Ottavi, and Salvatore Pontarelli. 2014. Complementary resistive switch based stateful logic operations using material implication. In Proceedings of the 2014 Design, Automation \\(\\&\\) Test in Europe Conference \\(\\&\\) Exhibition (DATE). 1\u20134."},{"doi-asserted-by":"publisher","key":"e_1_3_1_35_2","DOI":"10.1109\/TCSI.2019.2932379"},{"doi-asserted-by":"publisher","key":"e_1_3_1_36_2","DOI":"10.1063\/1.4922344"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3616870","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3616870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:49:13Z","timestamp":1750286953000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3616870"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,1,31]]}},"alternative-id":["10.1145\/3616870"],"URL":"https:\/\/doi.org\/10.1145\/3616870","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2023,11,15]]},"assertion":[{"value":"2023-02-14","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-08-05","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}