{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T12:19:31Z","timestamp":1760098771508,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["101076409"],"award-info":[{"award-number":["101076409"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002428","name":"Austrian Science Fund","doi-asserted-by":"publisher","award":["10.55776\/F85"],"award-info":[{"award-number":["10.55776\/F85"]}],"id":[{"id":"10.13039\/501100002428","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1813004","2217020","2316201"],"award-info":[{"award-number":["1813004","2217020","2316201"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620665.3640373","type":"proceedings-article","created":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T14:18:06Z","timestamp":1713795486000},"page":"1128-1145","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["SUIT: Secure Undervolting with Instruction Traps"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-0569-1704","authenticated-orcid":false,"given":"Jonas","family":"Juffinger","sequence":"first","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3040-8143","authenticated-orcid":false,"given":"Stepan","family":"Kalinin","sequence":"additional","affiliation":[{"name":"Department of Computer Science, North Carolina State University, Raleigh, North Carolina, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7977-3246","authenticated-orcid":false,"given":"Daniel","family":"Gruss","sequence":"additional","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0258-0294","authenticated-orcid":false,"given":"Frank","family":"Mueller","sequence":"additional","affiliation":[{"name":"Department of Computer Science, North Carolina State University, Raleigh, North Carolina, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Revision B1 Processors","author":"Processor Programming AMD.","year":"2017","unstructured":"AMD. Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors, 2017."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. Software Optimization Guide for AMD Family 17h Processors 6 2017."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD. Software Optimization Guide for AMD EPYC 7003 Processors 11 2020."},{"key":"e_1_3_2_1_4_1","volume-title":"Revision B0 Processors","author":"Processor Programming AMD.","year":"2021","unstructured":"AMD. Processor Programming Reference (PPR) for AMD Family 19h Model 21h, Revision B0 Processors, 2021."},{"key":"e_1_3_2_1_5_1","volume-title":"big.LITTLE Technology: The Future of Mobile","author":"ARM.","year":"2013","unstructured":"ARM. big.LITTLE Technology: The Future of Mobile, 2013. URL: https:\/\/armkeil.blob.core.windows.net\/developer\/Files\/pdf\/white-paper\/big-little-technology-the-future-of-mobile.pdf."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"e_1_3_2_1_8_1","volume-title":"Gerardo Pelosi. Low Voltage Fault Attacks on the RSA Cryptosystem. In Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)","author":"Barenghi Alessandro","year":"2009","unstructured":"Alessandro Barenghi, Guido Bertoni, Emanuele Parrinello, and Gerardo Pelosi. Low Voltage Fault Attacks on the RSA Cryptosystem. In Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), 2009."},{"key":"e_1_3_2_1_9_1","volume-title":"USENIX ATC","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. QEMU, a Fast and Portable Dynamic Translator. In USENIX ATC, 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_1_11_1","volume-title":"AMD Precision Boost Overdrive 2: Adaptive Undervolting For Ryzen 5000 Coming Soon, 11","author":"Cutress Ian","year":"2020","unstructured":"Ian Cutress. AMD Precision Boost Overdrive 2: Adaptive Undervolting For Ryzen 5000 Coming Soon, 11 2020. URL: https:\/\/www.anandtech.com\/show\/16267\/amd-precision-boost-overdrive-2-adaptive-undervolting-for-ryzen-5000-coming-soon."},{"volume-title":"Intel i9 Processor Throttling Under AVX (Advanced Vector eXtensions)","year":"2021","key":"e_1_3_2_1_12_1","unstructured":"Dell. Intel i9 Processor Throttling Under AVX (Advanced Vector eXtensions), 2021. URL: https:\/\/www.dell.com\/support\/kbdoc\/en-us\/000184687\/intel-i9-processor-throttling-under-avx-advanced-vector-extensions."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150348"},{"key":"e_1_3_2_1_14_1","volume-title":"Will AWS pledge to extend life of servers inspire other cloud firms to follow suit?, 5","author":"Fearn Nicholas","year":"2022","unstructured":"Nicholas Fearn. Will AWS pledge to extend life of servers inspire other cloud firms to follow suit?, 5 2022. URL: https:\/\/www.computerweekly.com\/feature\/Will-AWS-pledge-to-extend-life-of-servers-inspire-other-cloud-firms-to-follow-suit."},{"key":"e_1_3_2_1_15_1","volume-title":"AMD, and VIA CPUs: An optimization guide for assembly programmers and compiler makers","author":"Fog Agner","year":"2021","unstructured":"Agner Fog. The microarchitecture of Intel, AMD, and VIA CPUs: An optimization guide for assembly programmers and compiler makers, 2021. URL: https:\/\/www.agner.org\/optimize\/microarchitecture.pdf."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854386"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4302-6638-9_2"},{"key":"e_1_3_2_1_18_1","volume-title":"More Hertz: Leveraging High-Frequency Cores in the OS Scheduler for Improved Application Performance. In USENIX Annual Technical Conference (USENIX ATC)","author":"Gouicem Redha","year":"2020","unstructured":"Redha Gouicem, Damien Carver, Jean-Pierre Lozi, Julien Sopena, Baptiste Lepers, Willy Zwaenepoel, Nicolas Palix, Julia Lawall, and Gilles Muller. Fewer Cores, More Hertz: Leveraging High-Frequency Cores in the OS Scheduler for Improved Application Performance. In USENIX Annual Technical Conference (USENIX ATC), 2020."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357304"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557170"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.70"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00081"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353561"},{"key":"e_1_3_2_1_25_1","volume-title":"Web Server","author":"Sysoev Igor","year":"2004","unstructured":"Igor Sysoev. Advanced Load Balancer, Web Server, & Reverse Proxy - NGINX, 2004. URL: https:\/\/www.nginx.com\/."},{"volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture","year":"2016","key":"e_1_3_2_1_26_1","unstructured":"Intel. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture, 2016."},{"volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual","year":"2019","key":"e_1_3_2_1_27_1","unstructured":"Intel. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3 (3A, 3B & 3C): System Programming Guide, 2019."},{"volume-title":"Changes in Customer Support and Servicing Updates for Select Intel\u00ae Processors","year":"2023","key":"e_1_3_2_1_28_1","unstructured":"Intel. Changes in Customer Support and Servicing Updates for Select Intel\u00ae Processors, 2023. URL: https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000022396\/processors.html."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1038\/d41586-018-06610-y"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2798604"},{"key":"e_1_3_2_1_31_1","volume-title":"USENIX Security","author":"Kenjar Zijo","year":"2020","unstructured":"Zijo Kenjar, Tommaso Frassetto, David Gens, Michael Franz, and Ahmad-Reza Sadeghi. V0LTpwn: Attacking x86 Processor Integrity from Software. In USENIX Security, 2020."},{"key":"e_1_3_2_1_32_1","volume-title":"USENIX Security","author":"Kogler Andreas","year":"2022","unstructured":"Andreas Kogler, Daniel Gruss, and Michael Schwarz. Minefield: A Software-only Protection for SGX Enclaves against DVFS Attacks. In USENIX Security, 2022."},{"key":"e_1_3_2_1_33_1","volume-title":"USENIX Security","author":"Kogler Andreas","year":"2023","unstructured":"Andreas Kogler, Jonas Juffinger, Lukas Giner, Lukas Gerlach, Martin Schwarzl, Michael Schwarz, Daniel Gruss, and Stefan Mangard. Collide+power: Leaking inaccessible data with software-based power side channels. In USENIX Security, 2023."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.apenergy.2021.116798"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2020.3045195"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3004383"},{"key":"e_1_3_2_1_37_1","volume-title":"On the dangers of Intel's frequency scaling)","author":"Krasnov Vlad","year":"2017","unstructured":"Vlad Krasnov. On the dangers of Intel's frequency scaling), 2017. URL: https:\/\/blog.cloudflare.com\/on-the-dangers-of-intels-frequency-scaling\/."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519585"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00063"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2238237"},{"key":"e_1_3_2_1_41_1","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"Mangard Stefan","year":"2008","unstructured":"Stefan Mangard, Elisabeth Oswald, and Thomas Popp. Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer Science & Business Media, 2008."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3149412.3149421"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458658"},{"key":"e_1_3_2_1_44_1","volume-title":"Digital integrated circuit design","author":"Martin Ken","year":"2000","unstructured":"Ken Martin. Digital integrated circuit design. 2000."},{"key":"e_1_3_2_1_45_1","volume-title":"Guide to linux undervolting for Haswell and never Intel CPUs","author":"Miha Eler\u0161i\u010d","year":"2018","unstructured":"Eler\u0161i\u010d Miha. Guide to linux undervolting for Haswell and never Intel CPUs, 2018. URL: https:\/\/github.com\/mihic\/linux-intel-undervolt."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00057"},{"key":"e_1_3_2_1_48_1","volume-title":"Introduction to Performance Hybrid Architecture for 12th Generation Intel Core Processors","author":"Nikhil Rukmabhatla","year":"2013","unstructured":"Rukmabhatla Nikhil, Chabukswar Rajshree, Gohad Sneha, and Chynoweth Michael. Introduction to Performance Hybrid Architecture for 12th Generation Intel Core Processors, 2013. URL: https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/685861\/introduction-to-performance-hybrid-architecture-for-12th-generation-intel-core-processors.html."},{"key":"e_1_3_2_1_49_1","volume-title":"Digital System Clocking: High-Performance and Low-Power Aspects","author":"Oklobdzija Vojin G","year":"2005","unstructured":"Vojin G Oklobdzija, Vladimir M Stojanovic, Dejan M Markovic, and Nikola M Nedovic. Digital System Clocking: High-Performance and Low-Power Aspects. Wiley-IEEE Press, 2005."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00033"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124537"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046198"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357063"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2008.4544393"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3404397.3404424"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354201"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241797"},{"key":"e_1_3_2_1_59_1","volume-title":"International Conference on Electrical and Electronics Engineering","author":"Suleiman D","year":"2005","unstructured":"D Suleiman, M Ibrahim, and I Hamarash. Dynamic voltage frequency scaling (dvfs) for microprocessors power and energy reduction. In International Conference on Electrical and Electronics Engineering, 2005."},{"key":"e_1_3_2_1_60_1","volume-title":"USENIX Security","author":"Tang Adrian","year":"2017","unstructured":"Adrian Tang, Simha Sethumadhavan, and Salvatore Stolfo. CLK-SCREW: Exposing the Perils of Security-Oblivious Energy Management. In USENIX Security, 2017."},{"key":"e_1_3_2_1_61_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Van Santen Victor M","year":"2016","unstructured":"Victor M Van Santen, Hussam Amrouch, Narendra Parihar, Souvik Mahapatra, and J\u00f6rg Henkel. Aging-Aware Voltage Scaling. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016."},{"volume-title":"VLC media player","year":"2006","key":"e_1_3_2_1_62_1","unstructured":"VideoLan. VLC media player, 2006. URL: https:\/\/www.videolan.org\/vlc\/index.html."},{"key":"e_1_3_2_1_63_1","volume-title":"USENIX Security","author":"Wang Yingchen","year":"2022","unstructured":"Yingchen Wang, Riccardo Paccagnella, Elizabeth He, Hovav Shacham, Christopher W. Fletcher, and David Kohlbrenner. Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86. In USENIX Security, 2022."},{"key":"e_1_3_2_1_64_1","volume-title":"wrk - a HTTP benchmarking tool","author":"Glozer Will","year":"2015","unstructured":"Will Glozer. wrk - a HTTP benchmarking tool, 2015. URL: https:\/\/github.com\/wg\/wrk."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1088\/1757-899X\/341\/1\/012012"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3255167"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3096171"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"La Jolla CA USA","acronym":"ASPLOS '24"},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640373","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620665.3640373","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640373","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:41Z","timestamp":1750291421000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640373"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":66,"alternative-id":["10.1145\/3620665.3640373","10.1145\/3620665"],"URL":"https:\/\/doi.org\/10.1145\/3620665.3640373","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}