{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:33:23Z","timestamp":1775745203396,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2107257"],"award-info":[{"award-number":["CCF-2107257"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620665.3640394","type":"proceedings-article","created":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T14:18:06Z","timestamp":1713795486000},"page":"846-861","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["PDIP: Priority Directed Instruction Prefetching"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-2739-0538","authenticated-orcid":false,"given":"Bhargav Reddy","family":"Godala","sequence":"first","affiliation":[{"name":"Computer Science, Princeton University, Princeton, New Jersey, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1361-8224","authenticated-orcid":false,"given":"Sankara Prasad","family":"Ramesh","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of California, San Diego, San Diego, California, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-4363-5383","authenticated-orcid":false,"given":"Gilles A.","family":"Pokam","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-4366-4723","authenticated-orcid":false,"given":"Jared","family":"Stark","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, Oregon, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3058-6503","authenticated-orcid":false,"given":"Andre","family":"Seznec","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3174-9316","authenticated-orcid":false,"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of California, San Diego, San Diego, California, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3327-1803","authenticated-orcid":false,"given":"David I.","family":"August","sequence":"additional","affiliation":[{"name":"Computer Science, Princeton University, Princeton, New Jersey, USA"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Apache cassandra. http:\/\/cassandra.apache.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Apache kafka. https:\/\/kafka.apache.org\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Apache tomcat. https:\/\/tomcat.apache.org\/."},{"key":"e_1_3_2_1_4_1","unstructured":"Browserbench. \"https:\/\/browserbench.org\"."},{"key":"e_1_3_2_1_5_1","unstructured":"Dotty scala compiler. \"https:\/\/github.com\/lampepfl\/dotty\"."},{"key":"e_1_3_2_1_6_1","unstructured":"Intel VTune. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/vtune-profiler.html."},{"key":"e_1_3_2_1_7_1","unstructured":"Postgresql. \"https:\/\/www.postgresql.org\/\"."},{"key":"e_1_3_2_1_8_1","unstructured":"Speedometer2.0. \"https:\/\/browserbench.org\/Speedometer2.0\/\"."},{"key":"e_1_3_2_1_9_1","unstructured":"TPC-C. http:\/\/www.tpc.org\/tpcc\/."},{"key":"e_1_3_2_1_10_1","unstructured":"Twitter finagle. https:\/\/twitter.github.io\/finagle\/."},{"key":"e_1_3_2_1_11_1","unstructured":"Verilator. https:\/\/www.veripool.org\/wiki\/verilator."},{"key":"e_1_3_2_1_12_1","unstructured":"Wikichip. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/golden_cove."},{"key":"e_1_3_2_1_13_1","unstructured":"Ycsb. \"https:\/\/github.com\/brianfrankcooper\/YCSB\/\"."},{"key":"e_1_3_2_1_14_1","volume-title":"https:\/\/github.com\/ChampSim\/ChampSim","author":"Simulator Champsim","year":"2020","unstructured":"Champsim Simulator. https:\/\/github.com\/ChampSim\/ChampSim, 2020."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00014"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"issue":"3","key":"e_1_3_2_1_17_1","first-page":"732","article-title":"Microarchitecting a temporal instruction prefetcher","volume":"72","author":"Ansari Ali","year":"2023","unstructured":"Ali Ansari, Fatemeh Golshan, Rahil Barati, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. Mana: Microarchitecting a temporal instruction prefetcher. IEEE Transactions on Computers, 72(3):732--743, 2023.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00017"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732240.2732246"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155638"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771774"},{"key":"e_1_3_2_1_25_1","volume-title":"The temporal ancestry prefetcher","author":"Gober Nathan","year":"2020","unstructured":"Nathan Gober, Gino Chacon, Daniel A. Jim\u00e9nez, and Paul V. Gratz. The temporal ancestry prefetcher. 2020."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00015"},{"key":"e_1_3_2_1_27_1","volume-title":"The First Instruction Prefetching Championship","author":"Gupta Vishal","year":"2020","unstructured":"Vishal Gupta, Neelu Shivprakash Kalani, and Biswabandan Panda. Runjump-run: Bouquet of instruction pointer jumpers for high performance instruction prefetching. The First Instruction Prefetching Championship, 2020."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3035068"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_30_1","first-page":"272","volume-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Kaynak Cansu","year":"2013","unstructured":"Cansu Kaynak, Boris Grot, and Babak Falsafi. Shift: Shared history instruction fetch for lean-core server processors. In 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 272--283, 2013."},{"key":"e_1_3_2_1_31_1","volume-title":"Microarchitecture (MICRO)","author":"Kaynak Cansu","year":"2015","unstructured":"Cansu Kaynak, Boris Grot, and Babak Falsafi. Confluence: Unified instruction supply for scale-out servers. In Microarchitecture (MICRO), 2015."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00024"},{"key":"e_1_3_2_1_33_1","volume-title":"Microarchitecture (MICRO)","author":"Kolli Aasheesh","year":"2013","unstructured":"Aasheesh Kolli, Ali Saidi, and Thomas F Wenisch. RDIP: Return-address-stack directed instruction prefetching. In Microarchitecture (MICRO), 2013."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173178"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.53"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_37_1","volume-title":"Microarchitecture (MICRO)","author":"Luk Chi-Keung","year":"1998","unstructured":"Chi-Keung Luk and Todd C Mowry. Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors. In Microarchitecture (MICRO), 1998."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589097"},{"key":"e_1_3_2_1_39_1","volume-title":"D-jolt: Distant jolt prefetcher. The 1st Instruction Prefetching Championship (IPC1)","author":"Nakamura Tomoki","year":"2020","unstructured":"Tomoki Nakamura, Toru Koizumi, Yuya Degawa, Hidetsugu Irie, Shuichi Sakai, and Ryota Shioya. D-jolt: Distant jolt prefetcher. The 1st Instruction Prefetching Championship (IPC1), 2020."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661201"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2972222"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566459"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314637"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320085"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00017"},{"key":"e_1_3_2_1_47_1","volume-title":"Samsung exynos m3 processor","author":"Rupley J","year":"2018","unstructured":"J Rupley. Samsung exynos m3 processor. IEEE Hot Chips, 30, 2018."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897556"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527390"},{"key":"e_1_3_2_1_50_1","volume-title":"JWAC-2: Championship Branch Prediction","author":"Seznec Andr\u00e9","year":"2011","unstructured":"Andr\u00e9 Seznec. A 64-kbytes ittage indirect branch predictor. In JWAC-2: Championship Branch Prediction, 2011."},{"key":"e_1_3_2_1_51_1","volume-title":"The fnl+mma instruction cache prefetcher","author":"Seznec Andr\u00e9","year":"2020","unstructured":"Andr\u00e9 Seznec. The fnl+mma instruction cache prefetcher. 2020."},{"key":"e_1_3_2_1_52_1","volume-title":"A case for (partially) tagged geometric history length branch prediction. Journal of Instruction-level Parallelism - JILP, 8, 02","author":"Seznec Andr\u00e9","year":"2006","unstructured":"Andr\u00e9 Seznec and Pierre Michaud. A case for (partially) tagged geometric history length branch prediction. Journal of Instruction-level Parallelism - JILP, 8, 02 2006."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640394","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620665.3640394","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640394","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:42Z","timestamp":1750291422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640394"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":53,"alternative-id":["10.1145\/3620665.3640394","10.1145\/3620665"],"URL":"https:\/\/doi.org\/10.1145\/3620665.3640394","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}