{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T04:24:19Z","timestamp":1769919859061,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2140004"],"award-info":[{"award-number":["2140004"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2154183"],"award-info":[{"award-number":["2154183"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620665.3640400","type":"proceedings-article","created":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T14:18:06Z","timestamp":1713795486000},"page":"120-136","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Avoiding Instruction-Centric Microarchitectural Timing Channels Via Binary-Code Transformations"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2004-492X","authenticated-orcid":false,"given":"Michael","family":"Flanders","sequence":"first","affiliation":[{"name":"University of Washington, Seattle, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2678-9190","authenticated-orcid":false,"given":"Reshabh K","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0305-5424","authenticated-orcid":false,"given":"Alexandra E.","family":"Michael","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2111-1900","authenticated-orcid":false,"given":"Dan","family":"Grossman","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, United States"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9121-9734","authenticated-orcid":false,"given":"David","family":"Kohlbrenner","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, United States"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Cross-origin pixel reading and history sniffing via svg filter timing attack","author":"Chromium","year":"2017","unstructured":"Chromium: Cross-origin pixel reading and history sniffing via svg filter timing attack, 2017."},{"key":"e_1_3_2_1_2_1","unstructured":"Introducing 2017's extensions to the Arm Architecture 2017."},{"key":"e_1_3_2_1_3_1","unstructured":"Speculative store bypass cve-2018-3639 intel-sa-00115 2018."},{"key":"e_1_3_2_1_4_1","unstructured":"RISC-V Cryptography Extensions Volume I Scalar & Entropy Source Instructions 2022."},{"key":"e_1_3_2_1_5_1","volume-title":"Data Independent Timing","author":"ARM","year":"2023","unstructured":"ARM Developer documentation - DIT, Data Independent Timing, 2023."},{"key":"e_1_3_2_1_6_1","unstructured":"Intel Data Operand Independent Timing Instruction Set Architecture (ISA) Guidance 2023."},{"key":"e_1_3_2_1_7_1","first-page":"53","volume-title":"Proceedings of USENIX Security 2016","author":"Almeida Jos\u00e9 Bacelar","year":"2016","unstructured":"Jos\u00e9 Bacelar Almeida, Manuel Barbosa, Gilles Barthe, Fran\u00e7ois Dupressoir, and Michael Emmi. Verifying constant-time implementations. In Thorsten Holz and Stefan Savage, editors, Proceedings of USENIX Security 2016, pages 53--70. USENIX, August 2016."},{"key":"e_1_3_2_1_8_1","unstructured":"Amazon. Constant time verification tests for s2n."},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of IEEE Security and Privacy (\"Oakland\") 2015","author":"Andrysco Marc","year":"2015","unstructured":"Marc Andrysco, David Kohlbrenner, Keaton Mowery, Ranjit Jhala, Sorin Lerner, and Hovav Shacham. On subnormal floating point and abnormal timing. In Lujo Bauer and Vitaly Shmatikov, editors, Proceedings of IEEE Security and Privacy (\"Oakland\") 2015. IEEE Computer Society, May 2015."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.253"},{"key":"e_1_3_2_1_11_1","unstructured":"Jean-Philippe Aumasson. Cryptocoding."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24723-4_2"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00046"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484583"},{"key":"e_1_3_2_1_16_1","volume-title":"M. 2017 LLVM Developers' Meeting: M. Braun \"Welcome to the back-end: The LLVM machine representation\".","author":"Braun","unstructured":"Braun, M. 2017 LLVM Developers' Meeting: M. Braun \"Welcome to the back-end: The LLVM machine representation\"."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22110-1_37"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the ACM SIGSAC Conference on Computer and Communications Security (CCS). ACM","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella, Daniel Genkin, Lukas Giner, Daniel Gruss, Moritz Lipp, Marina Minkin, Daniel Moghimi, Frank Piessens, Michael Schwarz, Berk Sunar, Jo Van Bulck, and Yuval Yarom. Fallout: Leaking data on meltdown-resistant cpus. In Proceedings of the ACM SIGSAC Conference on Computer and Communications Security (CCS). ACM, 2019."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314605"},{"key":"e_1_3_2_1_20_1","first-page":"145","volume-title":"International Conference on Selected Areas in Cryptography","author":"Chou Tung","year":"2015","unstructured":"Tung Chou. Sandy2x: New curve25519 speed records. In International Conference on Selected Areas in Cryptography, pages 145--160. Springer, 2015."},{"key":"e_1_3_2_1_21_1","volume-title":"S&P","author":"Coppens Bart","year":"2009","unstructured":"Bart Coppens, Ingrid Verbauwhede, Koen De Bosschere, and Bjorn De Sutter. Practical mitigations for timing-based side-channel attacks on modern x86 processors. In S&P, 2009."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/512950.512973"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"e_1_3_2_1_24_1","volume-title":"Jun","author":"Denis Frank","year":"2013","unstructured":"Frank Denis. The sodium cryptography library, Jun 2013."},{"key":"e_1_3_2_1_25_1","volume-title":"Synthct: Towards portable constant-time code. In ndss","author":"Dinesh Sushant","year":"2022","unstructured":"Sushant Dinesh, Grant Garrett-Grossman, and Christopher W Fletcher. Synthct: Towards portable constant-time code. In ndss, 2022."},{"key":"e_1_3_2_1_26_1","volume-title":"Someone's been messing with my subnormals!","author":"Dolan-Gavitt Brendan","year":"2022","unstructured":"Brendan Dolan-Gavitt. Someone's been messing with my subnormals!, 2022."},{"key":"e_1_3_2_1_27_1","first-page":"796","volume-title":"Josep Torrellas. SAVE: Sparsity-Aware Vector Engine for Accelerating DNN Training and Inference on CPUs. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Gong Zhangxiaowen","year":"2020","unstructured":"Zhangxiaowen Gong, Houxiang Ji, Christopher W. Fletcher, Christopher J. Hughes, Sara Baghsorkhi, and Josep Torrellas. SAVE: Sparsity-Aware Vector Engine for Accelerating DNN Training and Inference on CPUs. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 796--810, 2020."},{"key":"e_1_3_2_1_28_1","unstructured":"Dave Hansen. Linux kernel mailing list on doit patches."},{"key":"e_1_3_2_1_29_1","volume-title":"An overview of program slicing. software focus, 2(3):85--92","author":"Harman Mark","year":"2001","unstructured":"Mark Harman and Robert Hierons. An overview of program slicing. software focus, 2(3):85--92, 2001."},{"key":"e_1_3_2_1_30_1","volume-title":"Data Dependent Prefetcher","year":"2022","unstructured":"Intel. Data Dependent Prefetcher, 2022."},{"key":"e_1_3_2_1_31_1","volume-title":"Data operand independent timing instructions","year":"2023","unstructured":"Intel. Data operand independent timing instructions, 2023."},{"key":"e_1_3_2_1_32_1","first-page":"28","volume-title":"2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","year":"2006","unstructured":"Md. Mafijul Islam and Per Stenstrom. Reduction of energy consumption in processors by early detection and bypassing of trivial operations. In 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pages 28--34, 2006."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2007.4297321"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545240"},{"key":"e_1_3_2_1_35_1","first-page":"365","volume-title":"Reducing alu and register file energy by dynamic zero detection. In 2007 IEEE International Performance, Computing, and Communications Conference","author":"Kim Soontae","year":"2007","unstructured":"Soontae Kim. Reducing alu and register file energy by dynamic zero detection. In 2007 IEEE International Performance, Computing, and Communications Conference, pages 365--371, 2007."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_37_1","first-page":"69","volume-title":"USENIX Security Symposium","author":"Kohlbrenner David","year":"2017","unstructured":"David Kohlbrenner and Hovav Shacham. On the effectiveness of mitigations against floating-point timing channels. In USENIX Security Symposium, pages 69--81, 2017."},{"key":"e_1_3_2_1_38_1","volume-title":"POPL '23","author":"Kolosick Matthew","year":"2023","unstructured":"Matthew Kolosick, Basavesh Ammanaghatta Shivakumar, Sunjay Cauligi, Marco Patrignani, Marco Vassena, Ranjit Jhala, and Deian Stefan. Robust constant-time cryptography. POPL '23, 2023."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339678"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898055"},{"key":"e_1_3_2_1_42_1","unstructured":"LLVM developers. Machine ir (mir) format reference manual. https:\/\/llvm.org\/docs\/MIRLangRef.html."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31987-0_2"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134659"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359641"},{"key":"e_1_3_2_1_46_1","volume-title":"Hide and seek with spectres: Efficient discovery of speculative information leaks with random testing","author":"Oleksenko Oleksii","year":"2023","unstructured":"Oleksii Oleksenko, Marco Guarnieri, Boris K\u00f6pf, and Mark Silberstein. Hide and seek with spectres: Efficient discovery of speculative information leaks with random testing, 2023."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_48_1","unstructured":"Thomas Pornin. Cttk: Constant-time toolkit."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1007\/11935070_14"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1993.378089"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00035"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243736"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2509578.2509586"},{"key":"e_1_3_2_1_54_1","volume-title":"USENIX Security","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Strackx. Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In USENIX Security, 2018."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3434330"},{"key":"e_1_3_2_1_57_1","volume-title":"Aditya Bhat Handadi, and Martin Mory. Security implications of compiler optimizations on cryptography - A review. CoRR, abs\/1907.02530","author":"Shivarpatna Venkatesh Ashwin Prasad","year":"2019","unstructured":"Ashwin Prasad Shivarpatna Venkatesh, Aditya Bhat Handadi, and Martin Mory. Security implications of compiler optimizations on cryptography - A review. CoRR, abs\/1907.02530, 2019."},{"key":"e_1_3_2_1_58_1","volume-title":"IEEE Symposium on Security and Privacy (SP). IEEE Computer Society","author":"Sanchez Vicarte Jose Rodrigo","year":"2022","unstructured":"Jose Rodrigo Sanchez Vicarte, Michael Flanders, Riccardo Paccagnella, Grant Garrett-Grossman, Adam Morrison, Christopher W. Fletcher, and David Kohlbrenner. Augury: Using data memory-dependent prefetchers to leak data at rest. In IEEE Symposium on Security and Privacy (SP). IEEE Computer Society, 2022."},{"key":"e_1_3_2_1_59_1","volume-title":"The risc-v instruction set manual","author":"Waterman Andrew","year":"2019","unstructured":"Andrew Waterman and Krste Asanovic'. The risc-v instruction set manual, volume i: User-level isa, document version 20191213. 2019."},{"key":"e_1_3_2_1_60_1","volume-title":"Proceedings of the ACM on Programming Languages, 3(POPL):1--29","author":"Watt Conrad","year":"2019","unstructured":"Conrad Watt, John Renner, Natalie Popescu, Sunjay Cauligi, and Deian Stefan. Ct-wasm: type-driven secure cryptography for the web ecosystem. Proceedings of the ACM on Programming Languages, 3(POPL):1--29, 2019."},{"key":"e_1_3_2_1_61_1","volume-title":"From hack to elaborate technique---a survey on binary rewriting. ACM Computing Surveys (CSUR), 52(3):1--37","author":"Wenzl Matthias","year":"2019","unstructured":"Matthias Wenzl, Georg Merzdovnik, Johanna Ullrich, and Edgar Weippl. From hack to elaborate technique---a survey on binary rewriting. ACM Computing Surveys (CSUR), 52(3):1--37, 2019."},{"key":"e_1_3_2_1_62_1","first-page":"3825","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Wikner Johannes","year":"2022","unstructured":"Johannes Wikner and Kaveh Razavi. {RETBLEED}: Arbitrary speculative code execution with return instructions. In 31st USENIX Security Symposium (USENIX Security 22), pages 3825--3842, 2022."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3213846.3213851"},{"key":"e_1_3_2_1_64_1","volume-title":"Attack Directories","author":"Yan Mengjia","year":"2019","unstructured":"Mengjia Yan, Read Sprabery, Bhargava Gopireddy, Christopher Fletcher, Roy Campbell, and Josep Torrellas. Attack Directories, Not Caches: Side Channel Attacks in a Non-Inclusive World. In IEEE S&P, 2019."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106814"},{"key":"e_1_3_2_1_66_1","volume-title":"USENIX Security","author":"Zhang Zhiyuan","year":"2023","unstructured":"Zhiyuan Zhang, Gilles Barthe, Chitchanok Chuengsatiansup, Peter Schwabe, and Yuval Yarom. Ultimate slh: Taking speculative load hardening to the next level. In USENIX Security, 2023."}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640400","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620665.3640400","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640400","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:42Z","timestamp":1750291422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640400"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":66,"alternative-id":["10.1145\/3620665.3640400","10.1145\/3620665"],"URL":"https:\/\/doi.org\/10.1145\/3620665.3640400","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}