{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:21Z","timestamp":1773246921412,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":81,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620665.3640407","type":"proceedings-article","created":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T14:18:06Z","timestamp":1713795486000},"page":"1077-1094","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Skip It: Take Control of Your Cache!"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-8798-7011","authenticated-orcid":false,"given":"Shashank","family":"Anand","sequence":"first","affiliation":[{"name":"Systems Group - D-INFK, ETH Zurich, Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5588-8617","authenticated-orcid":false,"given":"Michal","family":"Friedman","sequence":"additional","affiliation":[{"name":"Systems Group - D-INFK, ETH Zurich, Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9906-720X","authenticated-orcid":false,"given":"Michael","family":"Giardino","sequence":"additional","affiliation":[{"name":"Computing Systems Lab - Z\u00fcrich Research Center, Huawei Technologies, Z\u00fcrich, ZH, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4396-6695","authenticated-orcid":false,"given":"Gustavo","family":"Alonso","sequence":"additional","affiliation":[{"name":"Systems Group - D-INFK, ETH Zurich, Z\u00fcrich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices. 2023. AMD EPYC 7763. https:\/\/www.amd.com\/en\/product\/10906."},{"key":"e_1_3_2_1_2_1","unstructured":"Amazon Web Services. 2023. Amazon EC2 C7g Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/c7g\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Amazon Web Services. 2023. Amazon Graviton Processor. https:\/\/aws.amazon.com\/ec2\/graviton\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2018. ARM architecture reference manual ARMv8. https:\/\/static.docs.arm.com\/ddi0487\/da\/DDI0487D_a_armv8_arm.pdf."},{"key":"e_1_3_2_1_6_1","volume-title":"The Rocket Chip Generator. Tech. rep. UCB\/EECS-2016-17. EECS Department","author":"Asanovi\u0107 Krste","year":"2016","unstructured":"Krste Asanovi\u0107, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Daniel Dabbelt, John Hauser, Adam Izraelevitz, Sagar Karandikar, Ben Keller, Donggyu Kim, John Koenig, Yunsup Lee, Eric Love, Martin Maas, Albert Magyar, Howard Mao, Miquel Moreto, Albert Ou, David A. Patterson, Brian Richards, Colin Schmidt, Stephen Twigg, Huy Vo, and Andrew Waterman. 2016. The Rocket Chip Generator. Tech. rep. UCB\/EECS-2016-17. EECS Department, University of California, Berkeley, (Apr. 2016). http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 13th USENIX Conference on Hot Topics in Operating Systems (HotOS' 13)","author":"Bailey Katelin","unstructured":"Katelin Bailey, Luis Ceze, Steven D. Gribble, and Henry M. Levy. 2011. Operating system implications of fast, cheap, non-volatile memory. In Proceedings of the 13th USENIX Conference on Hot Topics in Operating Systems (HotOS' 13). USENIX Association, Napa, California, 2. https:\/\/www.usenix.org\/legacy\/events\/hotos11\/tech\/final_files\/Bailey.pdf."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3538643.3539752"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293894"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2922363"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358310"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3609308.3625270"},{"key":"e_1_3_2_1_14_1","volume-title":"29th USENIX Security Symposium (USENIX Security 20)","author":"Briongos Samira","year":"2020","unstructured":"Samira Briongos, Pedro Malagon, Jose M. Moya, and Thomas Eisenbarth. 2020. RELOAD+REFRESH: abusing cache replacement policies to perform stealthy cache attacks. In 29th USENIX Security Symposium (USENIX Security 20). USENIX Association, (Aug. 2020), 1967--1984. ISBN: 978-1-939133-17-5. https:\/\/www.usenix.org\/conference\/usenixsecurity20\/presentation\/briongos."},{"key":"e_1_3_2_1_15_1","volume-title":"Synthesizable, Parameterized RISC-V Processor. Tech. rep. UCB\/EECS-2015-167. EECS Department","author":"Celio Christopher","year":"2015","unstructured":"Christopher Celio, David A. Patterson, and Krste Asanovi\u0107. 2015. The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor. Tech. rep. UCB\/EECS-2015-167. EECS Department, University of California, Berkeley, (June 2015). http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2015\/EECS-2015-167.html."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752947"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507742"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_20_1","volume-title":"1st Workshop on Computer Architecture Research with RISC-V, 23","author":"Cook Henry","year":"2017","unstructured":"Henry Cook, Wesley Terpstra, and Yunsup Lee. 2017. Diplomatic design patterns: a TileLink case study. In 1st Workshop on Computer Architecture Research with RISC-V, 23. https:\/\/carrv.github.io\/2017\/papers\/cook-diplomacy-carrv2017.pdf."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210377.3210392"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507743"},{"key":"e_1_3_2_1_23_1","volume-title":"2018 USENIX Annual Technical Conference (USENIX ATC 18)","author":"David Tudor","year":"2018","unstructured":"Tudor David, Aleksandar Dragojevi\u0107, Rachid Guerraoui, and Igor Zablotchi. 2018. Log-Free concurrent data structures. In 2018 USENIX Annual Technical Conference (USENIX ATC 18). USENIX Association, Boston, MA, (July 2018), 373--386. ISBN: 978-1-939133-01-4. https:\/\/www.usenix.org\/conference\/atc18\/presentation\/david."},{"key":"e_1_3_2_1_24_1","unstructured":"Enzian Team. 2023. RISC-V on Enzian Repository. https:\/\/gitlab.inf.ethz.ch\/project-openenzian\/applications\/risc-v."},{"key":"e_1_3_2_1_25_1","unstructured":"Five EmbedDev. 2023. Control and status register (csr) instructions. https:\/\/five-embeddev.com\/riscv-isa-manual\/latest\/csr.html."},{"key":"e_1_3_2_1_26_1","unstructured":"Five EmbedDev. 2023. Counters. https:\/\/five-embeddev.com\/riscv-isa-manual\/latest\/counters.html."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386031"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454105"},{"key":"e_1_3_2_1_29_1","volume-title":"Efficient multi-word compare and swap. CoRR, abs\/2008.02527. https:\/\/arxiv.org\/abs\/2008.02527 arXiv","author":"Guerraoui Rachid","year":"2008","unstructured":"Rachid Guerraoui, Alex Kogan, Virendra J. Marathe, and Igor Zablotchi. 2020. Efficient multi-word compare and swap. CoRR, abs\/2008.02527. https:\/\/arxiv.org\/abs\/2008.02527 arXiv: 2008.02527."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00057"},{"key":"e_1_3_2_1_31_1","volume-title":"A pragmatic implementation of non-blocking linked-lists. In (DISC '01)","author":"Harris Timothy L.","unstructured":"Timothy L. Harris. 2001. A pragmatic implementation of non-blocking linked-lists. In (DISC '01). Springer-Verlag, Berlin, Heidelberg, 300--314. ISBN: 3540426051."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064204"},{"key":"e_1_3_2_1_33_1","unstructured":"Intel Corporation. 2022. Intel 64 and ia-32 architectures software developer manuals. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html."},{"key":"e_1_3_2_1_34_1","unstructured":"Intel Corporation. 2023. Intel Xeon Gold 6238T processor ARK. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/192439\/intel-xeon-gold-6238t-processor-30-25m-cache-1-90-ghz.html."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872410"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53426-7_23"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","unstructured":"En-Yu Jenp. 2022. Persistence infrastructure on RISC-V Master Thesis. (2022). 10.3929\/ethz-b-000641849","DOI":"10.3929\/ethz-b-000641849"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_41_1","volume-title":"2021 USENIX Annual Technical Conference (USENIX ATC 21)","author":"Krishnan R. Madhava","year":"2021","unstructured":"R. Madhava Krishnan, Wook-Hee Kim, Xinwei Fu, Sumit Kumar Monga, Hee Won Lee, Minsung Jang, Ajit Mathew, and Changwoo Min. 2021. TIPS: making volatile index structures persistent with DRAM-NVMM tiering. In 2021 USENIX Annual Technical Conference (USENIX ATC 21). USENIX Association, (July 2021), 773--787. ISBN: 978-1-939133-23-6. https:\/\/www.usenix.org\/conference\/atc21\/presentation\/krishnan."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","unstructured":"Tuo Li Bradley Hopkins and Sri Parameswaran. 2020. SIMF: single-instruction multiple-flush mechanism for processor temporal isolation. (2020). 10.48550\/ARXIV.2011.10249","DOI":"10.48550\/ARXIV.2011.10249"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530491"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00035"},{"key":"e_1_3_2_1_47_1","unstructured":"Daniel Lustig. 2022. A formalization of the RISC-V memory consistency model. https:\/\/github.com\/daniellustig\/riscv-memory-model."},{"key":"e_1_3_2_1_48_1","unstructured":"Daniel Lustig. 2018. RISC-V memory model. https:\/\/www.youtube.com\/watch?v=QkbWgCSAEoo."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378456"},{"key":"e_1_3_2_1_51_1","unstructured":"Microsemi. 2020. PolarFire SoC FPGA icicle kit. https:\/\/www.microsemi.com\/existing-parts\/parts\/152514. (2020)."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555256"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00037"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00052"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3371079"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3360561"},{"key":"e_1_3_2_1_60_1","unstructured":"RISC-V International. 2022. RISC-V Base Cache Management Operation ISA Extensions. https:\/\/github.com\/riscv\/riscv-CMOs\/blob\/master\/specifications\/cmobase-v1.0.pdf."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037737"},{"key":"e_1_3_2_1_62_1","unstructured":"Debendra Das Sharma and Ishwar Agarwal. 2022. Compute Express Link 3.0 Standard. Tech. rep. https:\/\/www.computeexpresslink.org\/_files\/ugd\/0c1418_a8713008916044ae9604405d10a7773b.pdf."},{"key":"e_1_3_2_1_63_1","unstructured":"SiFive. 2020. HiFive unmatched. https:\/\/www.sifive.com\/boards\/hifive-unmatched. (2020)."},{"key":"e_1_3_2_1_64_1","unstructured":"SiFive. 2019. SiFive inclusive cache. https:\/\/github.com\/sifive\/block-inclusivecache-sifive. (2019)."},{"key":"e_1_3_2_1_65_1","volume-title":"Operating System Concepts","author":"Silberschatz Abraham","year":"1806","unstructured":"Abraham Silberschatz, Peter B. Galvin, and Greg Gagne. 2012. Operating System Concepts. (9th ed.). Wiley Publishing, ISBN: 1118063333.","edition":"9"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","unstructured":"Roberto Starc. 2023. Exploring the Microarchitectural Implications of Serverless Workloads Using RISC-V. Master Thesis. ETH Zurich Zurich 10.3929\/ethz-b-000610314","DOI":"10.3929\/ethz-b-000610314"},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of the 7th RISC-V Workshop. https:\/\/youtu.be\/EVITxp-SEp4.","author":"Terpstra Wesley W","year":"2017","unstructured":"Wesley W Terpstra. 2017. TileLink: a free and open-source, high-performance scalable cache-coherent fabric designed for RISC-V. In Proceedings of the 7th RISC-V Workshop. https:\/\/youtu.be\/EVITxp-SEp4."},{"key":"e_1_3_2_1_68_1","volume-title":"3rd RISC-V Workshop. https:\/\/riscv.org\/wp-content\/uploads\/2016\/01\/Wed1315-PULP-riscv3_noanim.pdf.","author":"Traber Andreas","year":"2016","unstructured":"Andreas Traber, Florian Zaruba, Sven Stucki, Antonio Pullini, Germain Haugou, Eric Flamand, Frank K Gurkaynak, and Luca Benini. 2016. PULPino: a small single-core RISC-V SoC. In 3rd RISC-V Workshop. https:\/\/riscv.org\/wp-content\/uploads\/2016\/01\/Wed1315-PULP-riscv3_noanim.pdf."},{"key":"e_1_3_2_1_69_1","unstructured":"Ventana Micro Systems Inc. 2022. Veyron V1 product information. https:\/\/www.ventanamicro.com\/technology\/risc-v-cpu-ip\/. (2022)."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2018.00049"},{"key":"e_1_3_2_1_72_1","volume-title":"The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA. Tech. rep. UCB\/EECS-2011-62. EECS Department","author":"Waterman Andrew","year":"2011","unstructured":"Andrew Waterman, Yunsup Lee, David A. Patterson, and Krste Asanovi\u0107. 2011. The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA. Tech. rep. UCB\/EECS-2011-62. EECS Department, University of California, Berkeley, (May 2011). https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/download\/Ratified-IMAFDQC\/riscv-spec-20191213.pdf."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503221.3508436"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3472456.3472458"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3212636"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00080"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"e_1_3_2_1_79_1","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V. (May 2020","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. SonicBOOM: the 3rd generation Berkeley out-of-order machine. In Fourth Workshop on Computer Architecture Research with RISC-V. (May 2020). https:\/\/carrv.github.io\/2020\/papers\/CARRV2020_paper_15_Zhao.pdf."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2512904"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/3360554"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640407","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640407","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:42Z","timestamp":1750291422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640407"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":81,"alternative-id":["10.1145\/3620665.3640407","10.1145\/3620665"],"URL":"https:\/\/doi.org\/10.1145\/3620665.3640407","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}