{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T03:47:05Z","timestamp":1777348025840,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":84,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","award":["Scalable Assurance Program"],"award-info":[{"award-number":["Scalable Assurance Program"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8750-20-C0156"],"award-info":[{"award-number":["FA8750-20-C0156"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1837132"],"award-info":[{"award-number":["1837132"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620665.3640418","type":"proceedings-article","created":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T14:18:06Z","timestamp":1713795486000},"page":"631-648","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Lifting Micro-Update Models from RTL for Formal Security Analysis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7704-304X","authenticated-orcid":false,"given":"Adwait","family":"Godbole","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5717-0575","authenticated-orcid":false,"given":"Kevin","family":"Cheang","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6954-2292","authenticated-orcid":false,"given":"Yatin A.","family":"Manerkar","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6190-8707","authenticated-orcid":false,"given":"Sanjit A.","family":"Seshia","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"CVA6 (Ariane) User Manual. https:\/\/docs.openhwgroup.org\/projects\/cva6-user-manual\/index.html."},{"key":"e_1_3_2_1_2_1","unstructured":"CVA6 RTL Bug Issues. https:\/\/github.com\/openhwgroup\/cva6\/issues?q=is%3Aissue+label%3AType%3ABug+label%3AComponent%3ARTL+is%3Aopen. Accessed: 2023-02-20."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3056440"},{"key":"e_1_3_2_1_4_1","first-page":"1205","volume-title":"Bin Safeer Ahmad and Alvin Cheung. Automatically Leveraging MapReduce Frameworks for Data-Intensive Applications. In Proceedings of the 2018 International Conference on Management of Data, SIGMOD '18","author":"Maaz","year":"2018","unstructured":"Maaz Bin Safeer Ahmad and Alvin Cheung. Automatically Leveraging MapReduce Frameworks for Data-Intensive Applications. In Proceedings of the 2018 International Conference on Management of Data, SIGMOD '18, pages 1205--1220, New York, NY, USA, 2018. Association for Computing Machinery."},{"key":"e_1_3_2_1_5_1","volume-title":"Berkeley ABC tool. https:\/\/github.com\/berkeley-abc\/abc","author":"Alan Mischenko","year":"2022","unstructured":"Alan Mischenko et al. Berkeley ABC tool. https:\/\/github.com\/berkeley-abc\/abc, 2022."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679385"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3290384"},{"key":"e_1_3_2_1_8_1","volume-title":"Arpaci-Dusseau. Operating Systems: Three Easy Pieces","author":"Arpaci-Dusseau Remzi H.","year":"2018","unstructured":"Remzi H. Arpaci-Dusseau and Andrea C. Arpaci-Dusseau. Operating Systems: Three Easy Pieces. CreateSpace Independent Publishing Platform, North Charleston, SC, USA, 2018."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-99524-9_24"},{"key":"e_1_3_2_1_10_1","volume-title":"The Satisfiability Modulo Theories Library (SMT-LIB). www.SMT-LIB.org","author":"Barrett Clark","year":"2016","unstructured":"Clark Barrett, Pascal Fontaine, and Cesare Tinelli. The Satisfiability Modulo Theories Library (SMT-LIB). www.SMT-LIB.org, 2016."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.3233\/FAIA201017"},{"key":"e_1_3_2_1_12_1","volume-title":"Handbook of Satisfiability","author":"Barrett Clark W.","year":"2009","unstructured":"Clark W. Barrett, Roberto Sebastiani, Sanjit A. Seshia, and Cesare Tinelli. Satisfiability modulo theories. In Handbook of Satisfiability, 2009."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480130"},{"key":"e_1_3_2_1_14_1","first-page":"68","volume-title":"Proceedings of the 6th International Conference on Computer Aided Verification, CAV '94","author":"Jerry","year":"1994","unstructured":"Jerry R. Burch and David L. Dill. Automatic verification of pipelined microprocessor control. In Proceedings of the 6th International Conference on Computer Aided Verification, CAV '94, pages 68--80, Berlin, Heidelberg, 1994. Springer-Verlag."},{"key":"e_1_3_2_1_15_1","first-page":"19","volume-title":"First IEEE\/ACM\/IFIP International Conference on Hardware\/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721)","author":"Cai Lukai","year":"2003","unstructured":"Lukai Cai and Daniel Gajski. Transaction level modeling: an overview. First IEEE\/ACM\/IFIP International Conference on Hardware\/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721), pages 19--24, 2003."},{"key":"e_1_3_2_1_16_1","volume-title":"Yuval Yarom. Fallout: Leaking Data on Meltdown-resistant CPUs. Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella, Daniel Genkin, Lukas Giner, Daniel Gruss, Moritz Lipp, Marina Minkin, Daniel Moghimi, Frank Piessens, Michael Schwarz, Berk Sunar, Jo Van Bulck, and Yuval Yarom. Fallout: Leaking Data on Meltdown-resistant CPUs. Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, 2019."},{"key":"e_1_3_2_1_17_1","first-page":"913","volume-title":"Gilles Barthe. Constant-Time Foundations for the New Spectre Era. In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2020","author":"Cauligi Sunjay","year":"2020","unstructured":"Sunjay Cauligi, Craig Disselkoen, Klaus v. Gleissenthall, Dean Tullsen, Deian Stefan, Tamara Rezk, and Gilles Barthe. Constant-Time Foundations for the New Spectre Era. In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2020, pages 913--926, New York, NY, USA, 2020. Association for Computing Machinery."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2019.00027"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"e_1_3_2_1_20_1","volume-title":"et. al. Symbiyosys. https:\/\/github.com\/YosysHQ\/sby","author":"Wolf Claire","year":"2022","unstructured":"Claire Wolf, et. al. Symbiyosys. https:\/\/github.com\/YosysHQ\/sby, 2022."},{"key":"e_1_3_2_1_21_1","first-page":"51","volume-title":"Clarkson and Fred B. Schneider. Hyperproperties. 2008 21st IEEE Computer Security Foundations Symposium","author":"Michael","year":"2008","unstructured":"Michael R. Clarkson and Fred B. Schneider. Hyperproperties. 2008 21st IEEE Computer Security Foundations Symposium, pages 51--65, 2008."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/302405.302467"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560555"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218572"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"e_1_3_2_1_26_1","first-page":"331","volume-title":"Conference on Formal Methods in Computer-Aided Design (FMCAD 2022","author":"Godbole Adwait","year":"2022","unstructured":"Adwait Godbole, Yatin A Manerkar, and Sanjit A Seshia. Automated conversion of axiomatic to operational models: Theory and practice. In Conference on Formal Methods in Computer-Aided Design (FMCAD 2022), page 331, 2022."},{"key":"e_1_3_2_1_27_1","first-page":"75","volume-title":"1984 IEEE Symposium on Security and Privacy","author":"Joseph","year":"1984","unstructured":"Joseph A. Goguen and Jos\u00e9 Meseguer. Unwinding and inference control. 1984 IEEE Symposium on Security and Privacy, pages 75--75, 1984."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830775"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372297.3417246"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00011"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00036"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2240236.2240260"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1561\/9781680832938"},{"key":"e_1_3_2_1_34_1","first-page":"58","volume-title":"2008 Frontiers of Software Maintenance","author":"Harman Mark","year":"2008","unstructured":"Mark Harman and Keith Brian Gallagher. Program slicing. 2008 Frontiers of Software Maintenance, pages 58--67, 2008."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480087"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-17462-0_21"},{"key":"e_1_3_2_1_37_1","volume-title":"A Uniform Specification for System-on-Chip (SoC) Verification. ACM Trans. Des. Autom. Electron. Syst. (TODAES), 24(1), dec","author":"Huang Bo-Yuan","year":"2018","unstructured":"Bo-Yuan Huang, Hongce Zhang, Pramod Subramanyan, Yakir Vizel, Aarti Gupta, and Sharad Malik. Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification. ACM Trans. Des. Autom. Electron. Syst. (TODAES), 24(1), dec 2018."},{"key":"e_1_3_2_1_38_1","volume-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES), 24:1--24","author":"Huang Bo-Yuan","year":"2019","unstructured":"Bo-Yuan Huang, Hongce Zhang, Pramod Subramanyan, Yakir Vizel, Aarti Gupta, and Sharad Malik. Instruction-Level Abstraction (ILA). ACM Transactions on Design Automation of Electronic Systems (TODAES), 24:1--24, 2019."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806833"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00236-017-0294-5"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908117"},{"key":"e_1_3_2_1_42_1","volume-title":"Speculative buffer over-flows: Attacks and defenses. ArXiv, abs\/1807.03757","author":"Kiriansky Vladimir","year":"2018","unstructured":"Vladimir Kiriansky and Carl A. Waldspurger. Speculative buffer over-flows: Attacks and defenses. ArXiv, abs\/1807.03757, 2018."},{"key":"e_1_3_2_1_43_1","volume-title":"Spectre Mitigations in Microsoft's C\/C++ Compiler","author":"Kocher Paul","year":"2018","unstructured":"Paul Kocher. Spectre Mitigations in Microsoft's C\/C++ Compiler, 2018."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"e_1_3_2_1_46_1","volume-title":"USENIX Security Symposium","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul C. Kocher, Daniel Genkin, Yuval Yarom, and Michael Hamburg. Meltdown: Reading Kernel Memory from User Space. In USENIX Security Symposium, 2018."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_48_1","first-page":"635","volume-title":"Margaret Martonosi. PipeCheck: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models. 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Lustig Daniel","year":"2014","unstructured":"Daniel Lustig, Michael Pellauer, and Margaret Martonosi. PipeCheck: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models. 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture, pages 635--646, 2014."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872399"},{"key":"e_1_3_2_1_50_1","volume-title":"Reality-Check: Bringing Modularity, Hierarchy, and Abstraction to Automated Microarchitectural Memory Consistency Verification","author":"Manerkar Yatin A.","year":"2020","unstructured":"Yatin A. Manerkar, Daniel Lustig, and Margaret Martonosi. Reality-Check: Bringing Modularity, Hierarchy, and Abstraction to Automated Microarchitectural Memory Consistency Verification, 2020."},{"key":"e_1_3_2_1_51_1","first-page":"463","volume-title":"Michael Pellauer. RTLCheck: Verifying the Memory Consistency of RTL Designs. 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Manerkar Yatin A.","year":"2017","unstructured":"Yatin A. Manerkar, Daniel Lustig, Margaret Martonosi, and Michael Pellauer. RTLCheck: Verifying the Memory Consistency of RTL Designs. 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 463--476, 2017."},{"key":"e_1_3_2_1_52_1","first-page":"26","volume-title":"2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Manerkar Yatin A.","year":"2015","unstructured":"Yatin A. Manerkar, Daniel Lustig, Michael Pellauer, and Margaret Martonosi. CCICheck: Using \u03bchb graphs to verify the coherence-consistency interface. 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 26--37, 2015."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/357084.357090"},{"key":"e_1_3_2_1_54_1","volume-title":"CVA6's Data cache: Structure and Behavior","author":"Martinoli Valentin","year":"2022","unstructured":"Valentin Martinoli, Yannick Teglia, Abdellah Bouagoun, and R\u00c3\u013egis Leveugle. CVA6's Data cache: Structure and Behavior, 2022."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527412"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.3233\/SAT190101"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2004.1459818"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582056"},{"key":"e_1_3_2_1_59_1","volume-title":"Computer architecture: A quantitative approach","author":"Patterson David A.","year":"1969","unstructured":"David A. Patterson and John L. Hennessy. Computer architecture: A quantitative approach. 1969."},{"key":"e_1_3_2_1_60_1","volume-title":"Hennessy","author":"Patterson David A.","year":"2013","unstructured":"David A. Patterson and John L. Hennessy. Computer Organization and Design, Fifth Edition: The Hardware\/Software Interface. 2013."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-94583-1_13"},{"key":"e_1_3_2_1_62_1","volume-title":"Proceedings of the 2016 International Conference on Computer Aided Verification (CAV'16)","volume":"9780","author":"Reid Alastair David","year":"2016","unstructured":"Alastair David Reid, Rick Chen, Anastasios Deligiannis, David Gilday, David Hoyes, Will Keen, Ashan Pathirane, Owen Shepherd, Peter Vrabel, and Ali Mustafa Zaidi. End-to-End Verification of Arm Processors with Isa-Formal. In S. Chaudhuri and A. Farzan, editors, Proceedings of the 2016 International Conference on Computer Aided Verification (CAV'16), volume 9780 of Lecture Notes in Computer Science, pages 42--58, July 2016."},{"key":"e_1_3_2_1_63_1","volume-title":"Daniel Gruss. ZombieLoad: Cross-Privilege-Boundary Data Sampling. Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security","author":"Schwarz Michael","year":"2019","unstructured":"Michael Schwarz, Moritz Lipp, Daniel Moghimi, Jo Van Bulck, Julian Stecklina, Thomas Prescher, and Daniel Gruss. ZombieLoad: Cross-Privilege-Boundary Data Sampling. Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, 2019."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2471838"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.14778\/2212351.2212356"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934900"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.5555\/647767.733628"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168907"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2764482"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1007\/11817949_15"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2910010"},{"key":"e_1_3_2_1_72_1","volume-title":"Sodor processor collection. https:\/\/github.com\/ucb-bar\/riscv-sodor","author":"BAR.","year":"2013","unstructured":"UCB-BAR. Sodor processor collection. https:\/\/github.com\/ucb-bar\/riscv-sodor, 2013."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00064"},{"key":"e_1_3_2_1_75_1","volume-title":"CHARME","author":"Miroslav","year":"1999","unstructured":"Miroslav N. Velev and Randal E. Bryant. Superscalar processor verification using efficient reductions of the logic of equality with uninterpreted functions to propositional logic. In CHARME, 1999."},{"key":"e_1_3_2_1_76_1","volume-title":"The RISC-V Instruction Set Manual","author":"Waterman Andrew","year":"2014","unstructured":"Andrew Waterman, Yunsup Lee, David A. Patterson, and Krste Asanovic. The RISC-V Instruction Set Manual. 2014."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.5555\/800078.802557"},{"key":"e_1_3_2_1_78_1","volume-title":"iverilog. https:\/\/github.com\/steveicarus\/iverilog","author":"Williams Steven","year":"2022","unstructured":"Steven Williams. iverilog. https:\/\/github.com\/steveicarus\/iverilog, 2022."},{"key":"e_1_3_2_1_79_1","volume-title":"Yosys-A Free Verilog Synthesis Suite","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf, Johann Glaser, and Johannes Kepler. Yosys-A Free Verilog Synthesis Suite. 2013."},{"key":"e_1_3_2_1_80_1","first-page":"139","volume-title":"Xiong and Jakub Szefer. Leaking Information Through Cache LRU States. 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Wenjie","year":"2020","unstructured":"Wenjie Xiong and Jakub Szefer. Leaking Information Through Cache LRU States. 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), pages 139--152, 2020."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774527"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643584"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2018.8603015"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640418","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620665.3640418","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640418","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3620665.3640418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:42Z","timestamp":1750291422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620665.3640418"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":84,"alternative-id":["10.1145\/3620665.3640418","10.1145\/3620665"],"URL":"https:\/\/doi.org\/10.1145\/3620665.3640418","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}