{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:48:19Z","timestamp":1773247699137,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1900968"],"award-info":[{"award-number":["1900968"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1908870"],"award-info":[{"award-number":["1908870"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620666.3651346","type":"proceedings-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T12:08:21Z","timestamp":1713960501000},"page":"867-881","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["RTL-Repair: Fast Symbolic Repair of Hardware Design Code"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0942-7070","authenticated-orcid":false,"given":"Kevin","family":"Laeufer","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9196-0020","authenticated-orcid":false,"given":"Brandon","family":"Fajardo","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7670-9077","authenticated-orcid":false,"given":"Abhik","family":"Ahuja","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6934-6577","authenticated-orcid":false,"given":"Vighnesh","family":"Iyer","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2324-1715","authenticated-orcid":false,"given":"Borivoje","family":"Nikoli\u0107","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4539-9188","authenticated-orcid":false,"given":"Koushik","family":"Sen","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, USA"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"IEC\/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis. IEEE\/IEC 62142 2005."},{"key":"e_1_3_2_1_2_1","first-page":"2017","author":"Unified Hardware Design IEEE","year":"1800","unstructured":"IEEE Standard for SystemVerilog --- Unified Hardware Design, Specification, and Verification Language. IEEE Std. 1800, 2017.","journal-title":"IEEE Std"},{"key":"e_1_3_2_1_3_1","first-page":"1076","author":"Language Reference Manual IEEE","year":"2019","unstructured":"IEEE Standard for VHDL Language Reference Manual. IEEE Std. 1076, 2019.","journal-title":"IEEE Std."},{"key":"e_1_3_2_1_4_1","unstructured":"IEEE Standard for Universal Verification Methodology Language Reference Manual. IEEE Std. 1800.2 2020."},{"key":"e_1_3_2_1_5_1","volume-title":"Fixing Hardware Security Bugs with Large Language Models. arXiv preprint arXiv:2302.01215","author":"Ahmad Baleegh","year":"2023","unstructured":"Baleegh Ahmad, Shailja Thakur, Benjamin Tan, Ramesh Karri, and Hammond Pearce. Fixing Hardware Security Bugs with Large Language Models. arXiv preprint arXiv:2302.01215, 2023."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507763"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.04.001"},{"key":"e_1_3_2_1_8_1","volume-title":"DAC Design Automation Conference 2012","author":"Bachrach Jonathan","year":"2012","unstructured":"Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avi\u017eienis, John Wawrzynek, and Krste Asanovi\u0107. Chisel: Constructing Hardware in a Scala Embedded Language. In DAC Design Automation Conference 2012, 2012."},{"key":"e_1_3_2_1_9_1","volume-title":"Department of Computer Science","author":"Barrett Clark","year":"2017","unstructured":"Clark Barrett, Pascal Fontaine, and Cesare Tinelli. The SMT-LIB Standard: Version 2.6. Technical report, Department of Computer Science, The University of Iowa, 2017. Available at www.SMT-LIB.org."},{"key":"e_1_3_2_1_10_1","volume-title":"Handbook of Satisfiability.","author":"Barrett Clark","year":"2008","unstructured":"Clark Barrett, Roberto Sebastiani, Sanjit A Seshia, and Cesare Tinelli. Satisfiability Modulo Theories. In Handbook of Satisfiability. 2008."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0065-2458(03)58003-2"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46681-0_14"},{"key":"e_1_3_2_1_13_1","first-page":"30","volume":"2","author":"Bloem Roderick","year":"2002","unstructured":"Roderick Bloem and Franz Wotawa. Verification and Fault Localization in VHDL Programs. Journal of the Telematics Engineering Society (TIV), 2:30--33, 2002.","journal-title":"Journal of the Telematics Engineering Society (TIV)"},{"key":"e_1_3_2_1_14_1","first-page":"121","volume-title":"Rastislav Bodik. Angelic Debugging. In Proceedings of the 33rd International Conference on Software Engineering","author":"Chandra Satish","year":"2011","unstructured":"Satish Chandra, Emina Torlak, Shaon Barman, and Rastislav Bodik. Angelic Debugging. In Proceedings of the 33rd International Conference on Software Engineering, pages 121--130, 2011."},{"key":"e_1_3_2_1_15_1","first-page":"65","volume-title":"Igor L Markov. Automatic Error Diagnosis and Correction for RTL Designs. In 2007 IEEE International High Level Design Validation and Test Workshop","author":"Wagner Ilya","year":"2007","unstructured":"Kai-hui Chang, Ilya Wagner, Valeria Bertacco, and Igor L Markov. Automatic Error Diagnosis and Correction for RTL Designs. In 2007 IEEE International High Level Design Validation and Test Workshop, pages 65--72. IEEE, 2007."},{"key":"e_1_3_2_1_16_1","volume-title":"Iterative Circuit Repair Against Formal Specifications. arXiv preprint arXiv:2303.01158","author":"Cosler Matthias","year":"2023","unstructured":"Matthias Cosler, Frederik Schmitt, Christopher Hahn, and Bernd Finkbeiner. Iterative Circuit Repair Against Formal Specifications. arXiv preprint arXiv:2303.01158, 2023."},{"key":"e_1_3_2_1_17_1","volume-title":"Nonblocking assignments in verilog synthesis, coding styles that kill! SNUG","author":"Cummings Clifford E","year":"2000","unstructured":"Clifford E Cummings et al. Nonblocking assignments in verilog synthesis, coding styles that kill! SNUG (Synopsys Users Group) 2000 User Papers, 2000."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104737"},{"key":"e_1_3_2_1_19_1","volume-title":"Simon Davidmann. Verilog HDL and Its Ancestors and Descendants. Proceedings of the ACM on Programming Languages, 4(HOPL):1--90","author":"Flake Peter","year":"2020","unstructured":"Peter Flake, Phil Moorby, Steve Golson, Arturo Salz, and Simon Davidmann. Verilog HDL and Its Ancestors and Descendants. Proceedings of the ACM on Programming Languages, 4(HOPL):1--90, 2020."},{"key":"e_1_3_2_1_20_1","unstructured":"Tristan Gingold et al. GHDL - VHDL 2008\/93\/87 simulator. http:\/\/ghdl.free.fr\/ 2023."},{"key":"e_1_3_2_1_21_1","volume-title":"https:\/\/copilot.github.com\/","author":"Copilot GitHub","year":"2023","unstructured":"GitHub. GitHub Copilot. https:\/\/copilot.github.com\/, 2023."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3318162"},{"key":"e_1_3_2_1_23_1","volume-title":"cocotb. https:\/\/github.com\/cocotb\/cocotb","author":"Higgs Chris","year":"2021","unstructured":"Chris Higgs, Stuart Hodgson, and Eric Wieser. cocotb. https:\/\/github.com\/cocotb\/cocotb, 2021."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465927"},{"key":"e_1_3_2_1_25_1","volume-title":"FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).","author":"Karandikar Sagar","unstructured":"Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, et al. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"e_1_3_2_1_27_1","volume-title":"GenProg: A Generic Method for Automatic Software Repair. Ieee transactions on software engineering, 38(1):54--72","author":"Goues Claire Le","year":"2011","unstructured":"Claire Le Goues, ThanhVu Nguyen, Stephanie Forrest, and Westley Weimer. GenProg: A Generic Method for Automatic Software Repair. Ieee transactions on software engineering, 38(1):54--72, 2011."},{"key":"e_1_3_2_1_28_1","volume-title":"https:\/\/github.com\/ucb-bar\/chiseltest","author":"Lin Richard","year":"2024","unstructured":"Richard Lin and Kevin Laeufer. ChiselTest. https:\/\/github.com\/ucb-bar\/chiseltest, 2024."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837617"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507701"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507701"},{"key":"e_1_3_2_1_32_1","first-page":"17","volume-title":"The Best of ICCAD: 20 Years of Excellence in Computer-Aided Design","author":"Madre Jean Christophe","year":"1989","unstructured":"Jean Christophe Madre, Olivier Coudert, and Jean Paul Billon. Automating the Diagnosis and the Rectification of Design Errors with PRIAM. In The Best of ICCAD: 20 Years of Excellence in Computer-Aided Design, pages 17--27. Springer, 1989."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.3233\/FAIA200987"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2884781.2884807"},{"key":"e_1_3_2_1_35_1","volume-title":"RTL Coding Styles That Yield Simulation and Synthesis Mismatches","author":"Mills Don","year":"1999","unstructured":"Don Mills and Clifford E Cummings. RTL Coding Styles That Yield Simulation and Synthesis Mismatches. In SNUG (Synopsys Users Group) 1999 Proceedings, 1999."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2013.6606623"},{"key":"e_1_3_2_1_37_1","volume-title":"Bitwuzla at the SMT-COMP","author":"Niemetz Aina","year":"2020","unstructured":"Aina Niemetz and Mathias Preiner. Bitwuzla at the SMT-COMP 2020. CoRR, abs\/2006.01621, 2020."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96145-3_32"},{"key":"e_1_3_2_1_39_1","first-page":"24","volume-title":"Martin Rinard. An Analysis of Patch Plausibility and Correctness for Generate-And-Validate Patch Generation Systems. In Proceedings of the 2015 International Symposium on Software Testing and Analysis","author":"Qi Zichao","year":"2015","unstructured":"Zichao Qi, Fan Long, Sara Achour, and Martin Rinard. An Analysis of Patch Plausibility and Correctness for Generate-And-Validate Patch Generation Systems. In Proceedings of the 2015 International Symposium on Software Testing and Analysis, pages 24--36, 2015."},{"key":"e_1_3_2_1_40_1","first-page":"370","volume-title":"Chia-Hung Lin. An Efficient Mechanism for Debugging RTL Description. In The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","author":"Ran Jiann-Chyi","year":"2003","unstructured":"Jiann-Chyi Ran, Yi-Yuan Chang, and Chia-Hung Lin. An Efficient Mechanism for Debugging RTL Description. In The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings., pages 370--373. IEEE, 2003."},{"key":"e_1_3_2_1_41_1","volume-title":"https:\/\/www.veripool.org\/wiki\/verilator","author":"Verilator Wilson Snyder","year":"2023","unstructured":"Wilson Snyder et al. Verilator. https:\/\/www.veripool.org\/wiki\/verilator, 2023."},{"key":"e_1_3_2_1_42_1","volume-title":"Synthesizing systemverilog busting the myth that systemverilog is only for verification. SNUG Silicon Valley, page 24","author":"Sutherland Stuart","year":"2013","unstructured":"Stuart Sutherland and Don Mills. Synthesizing systemverilog busting the myth that systemverilog is only for verification. SNUG Silicon Valley, page 24, 2013."},{"key":"e_1_3_2_1_43_1","volume-title":"https:\/\/www.synopsys.com\/verification\/simulation.html","author":"VCS.","year":"2023","unstructured":"Synopsys. VCS. https:\/\/www.synopsys.com\/verification\/simulation.html, 2023."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-53288-8_19"},{"key":"e_1_3_2_1_46_1","volume-title":"Synopsys Users Group Meeting","author":"Turpin Mike","year":"2003","unstructured":"Mike Turpin. The dangers of living with an x (bugs hidden in your verilog). In Synopsys Users Group Meeting, 2003."},{"key":"e_1_3_2_1_47_1","volume-title":"Icarus Verilog. https:\/\/steveicarus.github.io\/iverilog\/","author":"Stephen Williams","year":"2023","unstructured":"Stephen Williams et al. Icarus Verilog. https:\/\/steveicarus.github.io\/iverilog\/, 2023."},{"key":"e_1_3_2_1_48_1","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf Claire","year":"2013","unstructured":"Claire Wolf and Johann Glaser. Yosys-a free Verilog synthesis suite. In Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), 2013."},{"key":"e_1_3_2_1_49_1","first-page":"537","volume-title":"Yan Lei. Fault Localization for Hardware Design Code with Time-Aware Program Spectrum. In 2022 IEEE 40th International Conference on Computer Design (ICCD)","author":"Wu Jiang","year":"2022","unstructured":"Jiang Wu, Zhuo Zhang, Deheng Yang, Xiankai Meng, Jiayu He, Xiaoguang Mao, and Yan Lei. Fault Localization for Hardware Design Code with Time-Aware Program Spectrum. In 2022 IEEE 40th International Conference on Computer Design (ICCD), pages 537--544. IEEE, 2022."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530603"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651346","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620666.3651346","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:43Z","timestamp":1750291423000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651346"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":50,"alternative-id":["10.1145\/3620666.3651346","10.1145\/3620666"],"URL":"https:\/\/doi.org\/10.1145\/3620666.3651346","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}