{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T01:45:05Z","timestamp":1787017505391,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":84,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["#1909715"],"award-info":[{"award-number":["#1909715"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["#2239373 (CAREER)"],"award-info":[{"award-number":["#2239373 (CAREER)"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Google exploreCSR"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620666.3651354","type":"proceedings-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T08:08:21Z","timestamp":1713946101000},"page":"22-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Midsummer Night\u2019s Tree: Efficient and High Performance Secure SCM"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5394-9322","authenticated-orcid":false,"given":"Samuel","family":"Thomas","sequence":"first","affiliation":[{"name":"Brown University, Providence, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9190-594X","authenticated-orcid":false,"given":"Kidus","family":"Workneh","sequence":"additional","affiliation":[{"name":"University of Colorado, Boulder, Boulder, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3231-4834","authenticated-orcid":false,"given":"Jac","family":"McCarty","sequence":"additional","affiliation":[{"name":"Bryn Mawr College, Bryn Mawr, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1267-5024","authenticated-orcid":false,"given":"Joseph","family":"Izraelevitz","sequence":"additional","affiliation":[{"name":"University of Colorado, Boulder, Boulder, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9779-1838","authenticated-orcid":false,"given":"Tamara","family":"Lehman","sequence":"additional","affiliation":[{"name":"University of Colorado, Boulder, Boulder, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6927-8527","authenticated-orcid":false,"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[{"name":"Colorado School of Mines, Golden, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel\u00ae optane\u2122 persistent memory 200 series brief. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistent-memory\/optane-persistent-memory-200-series-brief.html. Accessed: 2023-04-27."},{"key":"e_1_3_2_1_2_1","unstructured":"Linux kernel documentation. https:\/\/www.kernel.org\/doc\/html\/v4.9\/kernel-documentation.html. Accessed: 2022-07-06."},{"key":"e_1_3_2_1_3_1","volume-title":"Control-flow integrity principles, implementations, and applications. ACM Transactions on Information and System Security (TISSEC), 13(1):1--40","author":"Abadi Mart\u00edn","year":"2009","unstructured":"Mart\u00edn Abadi, Mihai Budiu, Ulfar Erlingsson, and Jay Ligatti. Control-flow integrity principles, implementations, and applications. ACM Transactions on Information and System Security (TISSEC), 13(1):1--40, 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00019"},{"key":"e_1_3_2_1_5_1","volume-title":"Phoenix: Towards persistently secure, recoverable, and nvm friendly tree of counters. arXiv preprint arXiv:1911.01922","author":"Alwadi Mazen","year":"2019","unstructured":"Mazen Alwadi, Aziz Mohaisen, and Amro Awad. Phoenix: Towards persistently secure, recoverable, and nvm friendly tree of counters. arXiv preprint arXiv:1911.01922, 2019."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3447818.3460377"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. International Workshop on Hardware and Architectural Support for Security and Privacy (HASP)","author":"Anati Ittai","year":"2013","unstructured":"Ittai Anati, Shay Gueron, Simon Johnson, and Vincent Scarlata. Innovative technology for CPU based attestation and sealing. In Proc. International Workshop on Hardware and Architectural Support for Security and Privacy (HASP), 2013."},{"key":"e_1_3_2_1_8_1","volume-title":"Tutorial at International Symposium on Computer Architecture (ISCA)","author":"Anati Ittai","year":"2015","unstructured":"Ittai Anati, Frank Mckeen, Shay Gueron, Huang Haitao, Simon Johnson, Rebekah Leslie-Hurd, Harish Patil, Carlos Rozas, and Hisham Shafi. Intel software guard extensions (Intel SGX). In Tutorial at International Symposium on Computer Architecture (ISCA), 2015."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2749441"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322250"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_12_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news, 39(2):1--7","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, et al. The gem5 simulator. ACM SIGARCH computer architecture news, 39(2):1--7, 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_1_14_1","volume-title":"Control-flow integrity: Precision, security, and performance. ACM Computing Surveys (CSUR), 50(1):1--33","author":"Burow Nathan","year":"2017","unstructured":"Nathan Burow, Scott A Carr, Joseph Nash, Per Larsen, Michael Franz, Stefan Brunthaler, and Mathias Payer. Control-flow integrity: Precision, security, and performance. ACM Computing Surveys (CSUR), 50(1):1--33, 2017."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00055"},{"key":"e_1_3_2_1_16_1","volume-title":"Annual SNIA Persistent Memory Summit","author":"Caklovic Zora","year":"2017","unstructured":"Zora Caklovic, Product Expert, Oliver Rebholz, et al. Bringing persistent memory technology to sap hana: Opportunities and challenges. Annual SNIA Persistent Memory Summit, 2017."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_18_1","first-page":"146","volume-title":"Prachi Gauriar, and Ravishankar K Iyer. Non-control-data attacks are realistic threats. In USENIX security symposium","author":"Chen Shuo","year":"2005","unstructured":"Shuo Chen, Jun Xu, Emre Can Sezer, Prachi Gauriar, and Ravishankar K Iyer. Non-control-data attacks are realistic threats. In USENIX security symposium, volume 5, page 146, 2005."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015925"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995914"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.52"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3407023.3407072"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00015"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480067"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183547"},{"key":"e_1_3_2_1_28_1","volume-title":"A memory encryption engine suitable for general purpose processors. Proc","author":"Gueron Shay","year":"2016","unstructured":"Shay Gueron. A memory encryption engine suitable for general purpose processors. Proc. International Association for Cryptologic Research (IACR), 2016."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317750"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2019EDL8141"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3225949"},{"key":"e_1_3_2_1_33_1","volume-title":"Apparatus and methods for refreshing memory","author":"Ito Yutaka","year":"2019","unstructured":"Yutaka Ito and Yuan He. Apparatus and methods for refreshing memory, 2019. U.S. Patent 11062754B2."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"e_1_3_2_1_35_1","volume-title":"Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al. Basic performance measurements of the intel optane dc persistent memory module. arXiv preprint arXiv:1903.05714","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al. Basic performance measurements of the intel optane dc persistent memory module. arXiv preprint arXiv:1903.05714, 2019."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.50"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816010"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783761"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783741"},{"key":"e_1_3_2_1_41_1","volume-title":"Proc. International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Lehman Tamara Silbergleit","year":"2018","unstructured":"Tamara Silbergleit Lehman, Andrew Douglas Hilton, and Benjamin C. Lee. MAPS: Understanding metadata access patterns in secure memory. In Proc. International Symposium on Performance Analysis of Systems and Software (ISPASS), 2018."},{"key":"e_1_3_2_1_42_1","volume-title":"Secnvm: An efficient and write-friendly metadata crash consistency scheme for secure nvm. ACM Transactions on Architecture and Code Optimization (TACO), 19(1):1--26","author":"Lei Mengya","year":"2021","unstructured":"Mengya Lei, Fan Li, Fang Wang, Dan Feng, Xiaomin Zou, and Renzhi Xiao. Secnvm: An efficient and write-friendly metadata crash consistency scheme for secure nvm. ACM Transactions on Architecture and Code Optimization (TACO), 19(1):1--26, 2021."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.21236\/ADA419599"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945463"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589063"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2512235"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.1980.10006"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"e_1_3_2_1_50_1","volume-title":"CIDR","author":"Oukid Ismail","year":"2015","unstructured":"Ismail Oukid, Wolfgang Lehner, Thomas Kissinger, Thomas Willhalm, and Peter Bumbulis. Instant recovery for main memory databases. In CIDR, 2015."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"e_1_3_2_1_52_1","volume-title":"A survey on systems security metrics. ACM Computing Surveys (CSUR), 49(4):1--35","author":"Pendleton Marcus","year":"2016","unstructured":"Marcus Pendleton, Richard Garcia-Lebron, Jin-Hee Cho, and Shouhuai Xu. A survey on systems security metrics. ACM Computing Surveys (CSUR), 49(4):1--35, 2016."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_54_1","volume-title":"Persistent Memory Development Kit","year":"2017","unstructured":"pmem.io. Persistent Memory Development Kit, 2017. http:\/\/pmem.io\/pmdk."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833743"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062205"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.16"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658636"},{"key":"e_1_3_2_1_60_1","volume-title":"Proc. International Symposium on Microarchitecture (MICRO)","author":"Saileshwar Gururaj","year":"2018","unstructured":"Gururaj Saileshwar, Prashant J Nair, Prakash Ramrakhyani, Wendy Elsasser, Jose A Joao, and Moinuddin K Qureshi. Morphable counters: Enabling compact integrity trees for low-overhead secure memories. In Proc. International Symposium on Microarchitecture (MICRO), 2018."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00046"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4842-4932-1"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.51"},{"key":"e_1_3_2_1_64_1","volume-title":"Evolution of attacks, threat models, and solutions for virtualized systems. ACM Computing Surveys (CSUR), 48(3):1--38","author":"Sgandurra Daniele","year":"2016","unstructured":"Daniele Sgandurra and Emil Lupu. Evolution of attacks, threat models, and solutions for virtualized systems. ACM Computing Surveys (CSUR), 48(3):1--38, 2016."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55118.2023.10133074"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.11"},{"key":"e_1_3_2_1_67_1","volume-title":"Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Shi Weidong","year":"2004","unstructured":"Weidong Shi, Hsien-Hsin S Lee, Mrinmoy Ghosh, and Chenghuai Lu. Architecture support for high speed protection of memory integrity and confidentiality in multiprocessor systems. In Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 2004."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"e_1_3_2_1_69_1","first-page":"339","volume-title":"Proceedings 7","author":"Skorobogatov Sergei","year":"2005","unstructured":"Sergei Skorobogatov. Data remanence in flash memory devices. In Cryptographic Hardware and Embedded Systems-CHES 2005: 7th International Workshop, Edinburgh, UK, August 29--September 1, 2005. Proceedings 7, pages 339--353. Springer, 2005."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"e_1_3_2_1_71_1","volume-title":"Proc. International Conference on Supercomputing (ICS)","author":"Suh G Edward","year":"2003","unstructured":"G Edward Suh, Dwaine Clarke, Blaise Gassend, Marten Van Dijk, and Srinivas Devadas. AEGIS: Architecture for tamper-evident and tamper-resistant processing. In Proc. International Conference on Supercomputing (ICS), 2003."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00066"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177155"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114194"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00057"},{"key":"e_1_3_2_1_78_1","volume-title":"Proc. International Symposium on High Performance Computer Architecture (HPCA)","author":"Xia Yubin","year":"2013","unstructured":"Yubin Xia, Yutao Liu, and Haibo Chen. Architecture support for guest-transparent vm protection from untrusted hypervisor and physical attacks. In Proc. International Symposium on High Performance Computer Architecture (HPCA), 2013."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136502"},{"key":"e_1_3_2_1_80_1","volume-title":"Proc. International Symposium on Microarchitecture (MICRO)","author":"Yang Jun","year":"2003","unstructured":"Jun Yang, Youtao Zhang, and Lan Gao. Fast secure processor for inhibiting software piracy and tampering. In Proc. International Symposium on Microarchitecture (MICRO), 2003."},{"key":"e_1_3_2_1_81_1","volume-title":"Enabling atomic durability for persistent memory with transiently persistent cpu cache. arXiv preprint arXiv:2210.17377","author":"Ye Chongnan","year":"2022","unstructured":"Chongnan Ye, Meng Chen, Qisheng Jiang, and Chundong Wang. Enabling atomic durability for persistent memory with transiently persistent cpu cache. arXiv preprint arXiv:2210.17377, 2022."},{"key":"e_1_3_2_1_82_1","volume-title":"Osiris: A low-cost mechanism to enable restoration of secure non-volatile memories. Technical report","author":"Ye Mao","year":"2018","unstructured":"Mao Ye, Clayton Hughes, and Amro Awad. Osiris: A low-cost mechanism to enable restoration of secure non-volatile memories. Technical report, Sandia National Lab.(SNL-NM), Albuquerque, NM (United States), 2018."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.14778\/3514061.3514066"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322252"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651354","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620666.3651354","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:03:43Z","timestamp":1750277023000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651354"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":84,"alternative-id":["10.1145\/3620666.3651354","10.1145\/3620666"],"URL":"https:\/\/doi.org\/10.1145\/3620666.3651354","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}