{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:49:06Z","timestamp":1765039746088,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"funder":[{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100017567","name":"Apple","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100017567","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CCF-1900968","CNS-210458","GRFP"],"award-info":[{"award-number":["CCF-1900968","CNS-210458","GRFP"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620666.3651356","type":"proceedings-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T12:08:21Z","timestamp":1713960501000},"page":"1048-1062","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Zoomie: A Software-like Debugging Tool for FPGAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3450-216X","authenticated-orcid":false,"given":"Tianrui","family":"Wei","sequence":"first","affiliation":[{"name":"UC Berkeley, Berkeley, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0942-7070","authenticated-orcid":false,"given":"Kevin","family":"Laeufer","sequence":"additional","affiliation":[{"name":"EECS, UC Berkeley, Berkeley, California, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-1303-0954","authenticated-orcid":false,"given":"Katie","family":"Lim","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9307-2956","authenticated-orcid":false,"given":"Jerry","family":"Zhao","sequence":"additional","affiliation":[{"name":"UC Berkeley, Berkeley, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4539-9188","authenticated-orcid":false,"given":"Koushik","family":"Sen","sequence":"additional","affiliation":[{"name":"UC Berkeley, Berkeley, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1443-1373","authenticated-orcid":false,"given":"Jonathan","family":"Balkind","sequence":"additional","affiliation":[{"name":"UC Santa Barbara, Santa Barbara, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0754-3975","authenticated-orcid":false,"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[{"name":"UC Berkeley, Berkeley, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel Agilex\u00ae 9 FPGA Direct RF-Series Whitepaper. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/programmable\/direct-rf-series-fpga-white-paper.html."},{"key":"e_1_3_2_1_2_1","unstructured":"Intel\u00ae Stratix\u00ae 10 FPGAs Overview - High Performance Intel\u00ae FPGA. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/stratix\/10.html."},{"key":"e_1_3_2_1_3_1","unstructured":"'My FPGA debug and verification flow should be improved...' | Exostiv Labs September 2015."},{"key":"e_1_3_2_1_4_1","volume-title":"page 1315","author":"Unified Hardware Design IEEE","year":"2018","unstructured":"IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012) IEEE Standard for SystemVerilog---Unified Hardware Design, Specification, and Verification Language. page 1315, 2018."},{"key":"e_1_3_2_1_5_1","unstructured":"IEEE Standard for Universal Verification Methodology Language Reference Manual. IEEE Std 1800.2-2020 (Revision of IEEE Std 1800.2-2017) pages 1--458 September 2020."},{"key":"e_1_3_2_1_6_1","unstructured":"UltraScale Architecture Configuration User Guide 2023."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629594"},{"key":"e_1_3_2_1_8_1","first-page":"65","volume-title":"Mohamed Abdelsalam. System Verilog Assertions Synthesis Based Compiler. In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV)","author":"Amin Omar","year":"2016","unstructured":"Omar Amin, Youssef Ramzy, Omar Ibrahem, Ahmed Fouad, Khaled Mohamed, and Mohamed Abdelsalam. System Verilog Assertions Synthesis Based Compiler. In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV), pages 65--70, December 2016."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSE.2006.365129"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375307"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609846"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3133828"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378479"},{"key":"e_1_3_2_1_15_1","volume-title":"Tools and Experiments.: 14th International Conference, VSTTE 2022","author":"Bansal Suguman","year":"2022","unstructured":"Suguman Bansal, Giuseppe De Giacomo, Antonio Di Stasio, Yong Li, Moshe Y. Vardi, and Shufang Zhu. Compositional Safety LTL Synthesis. In Verified Software. Theories, Tools and Experiments.: 14th International Conference, VSTTE 2022, Trento, Italy, October 17--18, 2022, Revised Selected Papers, pages 1--19, Berlin, Heidelberg, February 2023. Springer-Verlag."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78791-4_12"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2501988.2502050"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1609\/icaps.v28i1.13908"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344719"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159787"},{"key":"e_1_3_2_1_22_1","first-page":"175","volume-title":"Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2021","author":"Christensen Michael","year":"2021","unstructured":"Michael Christensen, Timothy Sherwood, Jonathan Balkind, and Ben Hardekopf. Wire sorts: A language abstraction for safe hardware composition. In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2021, pages 175--189, New York, NY, USA, 2021. Association for Computing Machinery."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"key":"e_1_3_2_1_24_1","volume-title":"Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism","author":"Emami Mahyar","year":"2023","unstructured":"Mahyar Emami, Sahand Kashani, Keisuke Kamahori, Mohammad Sepehr Pourghannad, Ritik Raj, and James R. Larus. Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism, May 2023."},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"Proceedings of the 2012 System, Software, SoC and Silicon Debug Conference","author":"Engblom Jakob","year":"2012","unstructured":"Jakob Engblom. A review of reverse debugging. In Proceedings of the 2012 System, Software, SoC and Silicon Debug Conference, pages 1--6, September 2012."},{"key":"e_1_3_2_1_26_1","volume-title":"2022 Wilson Research Group IC\/ASIC functional verification trends","author":"Foster Harry","year":"2022","unstructured":"Harry Foster. 2022 Wilson Research Group IC\/ASIC functional verification trends. 2022."},{"key":"e_1_3_2_1_27_1","first-page":"29","volume-title":"Krste Asanovic. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Karandikar Sagar","year":"2018","unstructured":"Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanovic. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pages 29--42, Los Angeles, CA, June 2018. IEEE."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00039"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.71"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"e_1_3_2_1_31_1","unstructured":"Olof Kindgren. CoreScore June 2023."},{"key":"e_1_3_2_1_32_1","volume-title":"Five years of SERVing. https:\/\/riscv.org\/blog\/2023\/12\/five-years-of-serving\/","author":"Kindgren Olof","year":"2023","unstructured":"Olof Kindgren. Five years of SERVing. https:\/\/riscv.org\/blog\/2023\/12\/five-years-of-serving\/, 2023."},{"key":"e_1_3_2_1_33_1","first-page":"54","volume-title":"Pierre-Yves Droz. RAMP Blue: A Message-Passing Manycore System in FPGAs. In 2007 International Conference on Field Programmable Logic and Applications","author":"Krasnov Alex","year":"2007","unstructured":"Alex Krasnov, Andrew Schultz, John Wawrzynek, Greg Gibeling, and Pierre-Yves Droz. RAMP Blue: A Message-Passing Manycore System in FPGAs. In 2007 International Conference on Field Programmable Logic and Applications, pages 54--61, Amsterdam, Netherlands, August 2007. IEEE."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446755"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753342"},{"key":"e_1_3_2_1_36_1","volume-title":"Beehive: A flexible network stack for direct-attached accelerators","author":"Lim Katie","year":"2024","unstructured":"Katie Lim, Matthew Giordano, Theano Stavrinos, Baris Kasikci, and Tom Anderson. Beehive: A flexible network stack for direct-attached accelerators, 2024."},{"key":"e_1_3_2_1_37_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"L\u00f3pez-Parad\u00eds Guillem","year":"2023","unstructured":"Guillem L\u00f3pez-Parad\u00eds, Brian Li, Adri\u00e1 Armejach, Stefan Wallentowitz, Miquel Moret\u00f3, and Jonathan Balkind. Fast behavioural RTL simulation of 10B transistor SoC designs with metro-mpi. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1--6, 2023."},{"key":"e_1_3_2_1_38_1","first-page":"1","volume-title":"Krste Asanovic. Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Magyar Albert","year":"2019","unstructured":"Albert Magyar, David Biancolin, John Koenig, Sanjit Seshia, Jonathan Bachrach, and Krste Asanovic. Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pages 1--8, Westminster, CO, USA, November 2019. IEEE."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439305"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382146"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527400"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062275"},{"key":"e_1_3_2_1_44_1","first-page":"1","volume-title":"Trapani Possignolo and Jose Renau. SMatch: Structural Matching for Fast Resynthesis in FPGAs. In Proceedings of the 56th Annual Design Automation Conference 2019, DAC '19","author":"Rafael","year":"2019","unstructured":"Rafael Trapani Possignolo and Jose Renau. SMatch: Structural Matching for Fast Resynthesis in FPGAs. In Proceedings of the 56th Annual Design Automation Conference 2019, DAC '19, pages 1--6, New York, NY, USA, June 2019. Association for Computing Machinery."},{"key":"e_1_3_2_1_45_1","first-page":"784","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design, 2005","author":"Rosenband D.L.","year":"2005","unstructured":"D.L. Rosenband and Arvind. Hardware synthesis from guarded atomic actions with performance specifications. In ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005., pages 784--791, San Jose, CA, 2005. IEEE."},{"issue":"1","key":"e_1_3_2_1_46_1","first-page":"1","article-title":"Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. Xilinx","volume":"1","author":"Saban Kirk","year":"2011","unstructured":"Kirk Saban. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. Xilinx, White Paper, 1(1):1--10, 2011.","journal-title":"White Paper"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304010"},{"key":"e_1_3_2_1_48_1","first-page":"209","volume-title":"Yungang Bao. ENCORE: Efficient Architecture Verification Framework with FPGA Acceleration. In Proceedings of the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '23","author":"Shi Kan","year":"2023","unstructured":"Kan Shi, Shuoxiang Xu, Yuhan Diao, David Boland, and Yungang Bao. ENCORE: Efficient Architecture Verification Framework with FPGA Acceleration. In Proceedings of the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '23, pages 209--219, New York, NY, USA, February 2023. Association for Computing Machinery."},{"key":"e_1_3_2_1_49_1","volume-title":"Can My Synthesis Compiler Do That? In DVCon","author":"Sutherland Stuart","year":"2014","unstructured":"Stuart Sutherland and Don Mills. Can My Synthesis Compiler Do That? In DVCon 2014, San Jose, CA, USA, DVCon 2014."},{"key":"e_1_3_2_1_50_1","first-page":"463","volume-title":"Design Automation Conference","author":"Tan Zhangxi","year":"2010","unstructured":"Zhangxi Tan, Andrew Waterman, Rimas Avizienis, Yunsup Lee, Henry Cook, David Patterson, and Krste Asanovi\u0107. RAMP gold: An FPGA-based architecture simulator for multiprocessors. In Design Automation Conference, pages 463--468, June 2010."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815999"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454075"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996508"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582059"},{"key":"e_1_3_2_1_56_1","volume-title":"Wolf and Johann Glaser. Yosys - A Free Verilog Synthesis Suite. In 21st Austrian Workshop on Microelectronics","author":"Claire","year":"2013","unstructured":"Claire Wolf and Johann Glaser. Yosys - A Free Verilog Synthesis Suite. In 21st Austrian Workshop on Microelectronics, Linz, Austria, October 2013."},{"key":"e_1_3_2_1_57_1","volume-title":"IEEE","author":"In Xin Wu.","year":"2015","unstructured":"Xin Wu. 3D-IC technologies and 3D FPGA. In 2015 International 3D Systems Integration Conference (3DIC), pages KN1--1. IEEE, 2015."},{"key":"e_1_3_2_1_58_1","first-page":"70","volume-title":"Andr\u00e9 DeHon. HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation. In 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL)","author":"Xiao Yuanlong","year":"2022","unstructured":"Yuanlong Xiao, Aditya Hota, Dongjoon Park, and Andr\u00e9 DeHon. HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation. In 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL), pages 70--78, August 2022."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507740"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_62_1","first-page":"806","volume-title":"Baris Kasikci. Vidi: Record Replay for Reconfigurable Hardware. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","volume":"3","author":"Zuo Gefei","year":"2023","unstructured":"Gefei Zuo, Jiacheng Ma, Andrew Quinn, and Baris Kasikci. Vidi: Record Replay for Reconfigurable Hardware. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3, pages 806--820, Vancouver BC Canada, March 2023. ACM."}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"La Jolla CA USA","acronym":"ASPLOS '24"},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651356","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620666.3651356","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:43Z","timestamp":1750291423000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651356"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":61,"alternative-id":["10.1145\/3620666.3651356","10.1145\/3620666"],"URL":"https:\/\/doi.org\/10.1145\/3620666.3651356","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}