{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:01:44Z","timestamp":1750309304894,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620666.3651363","type":"proceedings-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T12:08:21Z","timestamp":1713960501000},"page":"317-330","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Explainable Port Mapping Inference with Sparse Performance Counters for AMD's Zen Architectures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9227-0910","authenticated-orcid":false,"given":"Fabian","family":"Ritter","sequence":"first","affiliation":[{"name":"Saarland University, Saarbr\u00fccken, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3387-2134","authenticated-orcid":false,"given":"Sebastian","family":"Hack","sequence":"additional","affiliation":[{"name":"Saarland University, Saarbr\u00fccken, Germany"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304062"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00014"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3524059.3532396"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC59245.2023.00023"},{"key":"e_1_3_2_1_5_1","unstructured":"AMD. Software Optimization Guide for AMD Family 17h Processors. 2017."},{"key":"e_1_3_2_1_6_1","volume-title":"Revision B2 Processors","author":"Processor Programming AMD.","year":"2019","unstructured":"AMD. Processor Programming Reference for AMD Family 17h Models 01h,08h, Revision B2 Processors. 2019."},{"key":"e_1_3_2_1_7_1","volume-title":"Revision B0 Processors","author":"Processor Programming AMD.","year":"2021","unstructured":"AMD. Processor Programming Reference (PPR) for AMD Family 19h Model 21h, Revision B0 Processors. 2021."},{"key":"e_1_3_2_1_8_1","volume-title":"ARM Neoverse V2 core software optimization guide. https:\/\/developer.arm.com\/documentation\/PJDOC-466751330-593177\/r0p2\/","author":"ARM.","year":"2022","unstructured":"ARM. ARM Neoverse V2 core software optimization guide. https:\/\/developer.arm.com\/documentation\/PJDOC-466751330-593177\/r0p2\/, 2022. Revision r0p2, Accessed: March 1, 2024."},{"key":"e_1_3_2_1_9_1","volume-title":"ARM Neoverse V2 core technical reference manual. https:\/\/developer.arm.com\/documentation\/102375\/0002\/","author":"ARM.","year":"2022","unstructured":"ARM. ARM Neoverse V2 core technical reference manual. https:\/\/developer.arm.com\/documentation\/102375\/0002\/, 2022. Revision r0p2, Accessed: March 1, 2024."},{"key":"e_1_3_2_1_10_1","volume-title":"llvm-mca: A static performance analysis tool. https:\/\/lists.llvm.org\/pipermail\/llvm-dev\/2018-March\/121490.html","author":"Biagio Andrea Di","year":"2018","unstructured":"Andrea Di Biagio. llvm-mca: A static performance analysis tool. https:\/\/lists.llvm.org\/pipermail\/llvm-dev\/2018-March\/121490.html, 2018. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_15"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"e_1_3_2_1_14_1","first-page":"106","volume-title":"IEEE\/ACM International Symposium on Code Generation and Optimization, CGO 2022","author":"Derumigny Nicolas","year":"2022","unstructured":"Nicolas Derumigny, Th\u00e9ophile Bastian, Fabian Gruber, Guillaume Iooss, Christophe Guillon, Louis-No\u00ebl Pouchet, and Fabrice Rastello. PALMED: throughput characterization for superscalar architectures. In Jae W. Lee, Sebastian Hack, and Tatiana Shpeisman, editors, IEEE\/ACM International Symposium on Code Generation and Optimization, CGO 2022, Seoul, Korea, Republic of, April 2-6, 2022, pages 106--117. IEEE, 2022."},{"key":"e_1_3_2_1_15_1","volume-title":"AMD, and VIA CPUs. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf","author":"Fog Agner","year":"2022","unstructured":"Agner Fog. The microarchitecture of Intel, AMD, and VIA CPUs. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf, 2022. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_16_1","volume-title":"AMD and VIA CPUs. https:\/\/www.agner.org\/optimize\/instruction_tables.pdf","author":"Fog Agner","year":"2023","unstructured":"Agner Fog. Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs. https:\/\/www.agner.org\/optimize\/instruction_tables.pdf, 2023. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"https:\/\/github.com\/fujitsu\/A64FX\/blob\/master\/doc\/A64FX_Microarchitecture_Manual_en_1.8.1.pdf, 2022","volume":"1","author":"FX","year":"2024","unstructured":"Fujitsu. A64FX microarchitecture manual. https:\/\/github.com\/fujitsu\/A64FX\/blob\/master\/doc\/A64FX_Microarchitecture_Manual_en_1.8.1.pdf, 2022. Version 1.8.1, Accessed: March 1, 2024.","journal-title":"Version 1.8"},{"key":"e_1_3_2_1_18_1","first-page":"1","article-title":"https:\/\/github.com\/fujitsu\/A64FX\/blob\/master\/doc\/A64FX_PMU_Events_v1.3.pdf, 2022","volume":"3","author":"FX","year":"2024","unstructured":"Fujitsu. A64FX pmu events. https:\/\/github.com\/fujitsu\/A64FX\/blob\/master\/doc\/A64FX_PMU_Events_v1.3.pdf, 2022. Version 1.3, Accessed: March 1, 2024.","journal-title":"Version 1"},{"key":"e_1_3_2_1_19_1","volume-title":"GCC - scheduling model for AMD Zen microarchitectures. https:\/\/github.com\/gcc-mirror\/gcc\/blob\/15b83b69ca99d97643075776ba94f2dd1f05b46e\/gcc\/config\/i386\/znver.md","author":"GCC.","year":"2023","unstructured":"GCC. GCC - scheduling model for AMD Zen microarchitectures. https:\/\/github.com\/gcc-mirror\/gcc\/blob\/15b83b69ca99d97643075776ba94f2dd1f05b46e\/gcc\/config\/i386\/znver.md, 2023. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","unstructured":"Thomas Gruber Jan Eitzinger Georg Hager and Gerhard Wellein. LIKWID November 2023. 10.5281\/zenodo.10105559","DOI":"10.5281\/zenodo.10105559"},{"key":"e_1_3_2_1_21_1","volume-title":"Computer Architecture: A Quantitative Approach -","author":"Hennessy John L","year":"2017","unstructured":"John L Hennessy and David A Patterson. Computer Architecture: A Quantitative Approach - 6th Edition. Elsevier, 2017.","edition":"6"},{"volume-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2023","key":"e_1_3_2_1_22_1","unstructured":"Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual. 2023."},{"volume-title":"Performance monitoring events for 12th and 13th generation intel core processors. https:\/\/perfmon-events.intel.com\/ahybrid.html","year":"2024","key":"e_1_3_2_1_23_1","unstructured":"Intel. Performance monitoring events for 12th and 13th generation intel core processors. https:\/\/perfmon-events.intel.com\/ahybrid.html, 2024. Accessed: March 1, 2024."},{"key":"e_1_3_2_1_24_1","volume-title":"Apple M1 microarchitecture research. https:\/\/dougallj.github.io\/applecpu\/firestorm.html","author":"Johnson Dougall","year":"2021","unstructured":"Dougall Johnson. Apple M1 microarchitecture research. https:\/\/dougallj.github.io\/applecpu\/firestorm.html, 2021. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_25_1","first-page":"121","volume-title":"Benchmarking and Simulation of High Performance Computer Systems (PMBS)","author":"Laukemann Jan","year":"2018","unstructured":"Jan Laukemann, Julian Hammer, Johannes Hofmann, Georg Hager, and Gerhard Wellein. Automated instruction stream throughput prediction for Intel and AMD microarchitectures. In 2018 IEEE\/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS), pages 121--131. IEEE, 2018."},{"key":"e_1_3_2_1_26_1","volume-title":"LLVM - scheduling model for AMD Zen microarchitectures. https:\/\/github.com\/llvm\/llvm-project\/blob\/4eb1f1fab35d0f386b458bf1da4396bbeb00b04f\/llvm\/lib\/Target\/X86\/X86ScheduleZnver1.td","author":"LLVM.","year":"2023","unstructured":"LLVM. LLVM - scheduling model for AMD Zen microarchitectures. https:\/\/github.com\/llvm\/llvm-project\/blob\/4eb1f1fab35d0f386b458bf1da4396bbeb00b04f\/llvm\/lib\/Target\/X86\/X86ScheduleZnver1.td, 2023. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_27_1","volume-title":"llvm-mca - LLVM machine code analyzer (command guide). ht tps:\/\/llvm.org\/docs\/CommandGuide\/llvm-mca.html","author":"LLVM.","year":"2023","unstructured":"LLVM. llvm-mca - LLVM machine code analyzer (command guide). ht tps:\/\/llvm.org\/docs\/CommandGuide\/llvm-mca.html, 2023. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_28_1","series-title":"Proceedings of Machine Learning Research","first-page":"4505","volume-title":"Proceedings of the 36th International Conference on Machine Learning","author":"Mendis Charith","year":"2019","unstructured":"Charith Mendis, Alex Renda, Saman Amarasinghe, and Michael Carbin. Ithemal: Accurate, portable and fast basic block throughput estimation using deep neural networks. In Kamalika Chaudhuri and Ruslan Salakhutdinov, editors, Proceedings of the 36th International Conference on Machine Learning, volume 97 of Proceedings of Machine Learning Research, pages 4505--4515, Long Beach, California, USA, 09--15 Jun 2019. PMLR."},{"key":"e_1_3_2_1_29_1","first-page":"608","volume-title":"Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020","author":"Ritter Fabian","year":"2020","unstructured":"Fabian Ritter and Sebastian Hack. PMEvo: Portable inference of port mappings for out-of-order processors by evolutionary optimization. In Alastair F. Donaldson and Emina Torlak, editors, Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020, London, UK, June 15-20, 2020, pages 608--622. ACM, 2020."},{"key":"e_1_3_2_1_30_1","first-page":"1","volume-title":"21st International Conference on High Performance Computing, HiPC 2014","author":"Rubial Andres Charif","year":"2014","unstructured":"Andres Charif Rubial, Emmanuel Oseret, Jose Noudohouenou, William Jalby, and Ghislain Lartigue. CQA: A code quality analyzer tool at binary level. In 21st International Conference on High Performance Computing, HiPC 2014, Goa, India, December 17-20, 2014, pages 1--10. IEEE Computer Society, 2014."},{"key":"e_1_3_2_1_31_1","first-page":"404","volume-title":"Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2006","author":"Solar-Lezama Armando","year":"2006","unstructured":"Armando Solar-Lezama, Liviu Tancau, Rastislav Bod\u00edk, Sanjit A. Seshia, and Vijay A. Saraswat. Combinatorial sketching for finite programs. In John Paul Shen and Margaret Martonosi, editors, Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2006, San Jose, CA, USA, October 21-25, 2006, pages 404--415. ACM, 2006."},{"key":"e_1_3_2_1_32_1","first-page":"14","volume-title":"Charith Mendis, and Amir Yazdanbakhsh. GRANITE: A graph neural network model for basic block throughput estimation.","author":"S\u00fdkora Ondrej","year":"2022","unstructured":"Ondrej S\u00fdkora, Phitchaya Mangpo Phothilimthana, Charith Mendis, and Amir Yazdanbakhsh. GRANITE: A graph neural network model for basic block throughput estimation. pages 14--26, 2022."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"e_1_3_2_1_34_1","first-page":"207","volume-title":"39th International Conference on Parallel Processing, ICPP Workshops 2010","author":"Treibig Jan","year":"2010","unstructured":"Jan Treibig, Georg Hager, and Gerhard Wellein. LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. In Wang-Chien Lee and Xin Yuan, editors, 39th International Conference on Parallel Processing, ICPP Workshops 2010, San Diego, California, USA, 13-16 September 2010, pages 207--216. IEEE Computer Society, 2010."},{"volume-title":"Zen - microarchitectures - AMD. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen","year":"2023","key":"e_1_3_2_1_35_1","unstructured":"WikiChip. Zen - microarchitectures - AMD. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen, 2023. Accessed: 2023-08-22."},{"key":"e_1_3_2_1_36_1","volume-title":"https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen%2B","author":"AMD.","year":"2023","unstructured":"WikiChip. Zen+ - microarchitectures - AMD. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen%2B, 2023. Accessed: 2023-08-22."}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"La Jolla CA USA","acronym":"ASPLOS '24"},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651363","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:43Z","timestamp":1750291423000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651363"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":36,"alternative-id":["10.1145\/3620666.3651363","10.1145\/3620666"],"URL":"https:\/\/doi.org\/10.1145\/3620666.3651363","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}