{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:36Z","timestamp":1773246876715,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"name":"Federal Ministry of Education and Research","award":["16ME0122K-140"],"award-info":[{"award-number":["16ME0122K-140"]}]},{"name":"Federal Ministry of Education and Research","award":["16ME0465"],"award-info":[{"award-number":["16ME0465"]}]},{"name":"Federal Ministry of Education and Research","award":["16ME0900"],"award-info":[{"award-number":["16ME0900"]}]},{"name":"Federal Ministry of Education and Research","award":["16ME0901"],"award-info":[{"award-number":["16ME0901"]}]},{"name":"Federal Ministry of Education and Research","award":["01IS22086A-L"],"award-info":[{"award-number":["01IS22086A-L"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620666.3651375","type":"proceedings-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T12:08:21Z","timestamp":1713960501000},"page":"591-606","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Longnail: High-Level Synthesis of Portable Custom Instruction Set Extensions for RISC-V Processors from Descriptions in the Open-Source CoreDSL Language"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8073-720X","authenticated-orcid":false,"given":"Julian","family":"Oppermann","sequence":"first","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5589-5124","authenticated-orcid":false,"given":"Brindusa Mihaela","family":"Damian-Kosterhon","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4671-9526","authenticated-orcid":false,"given":"Florian","family":"Meisel","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6617-5230","authenticated-orcid":false,"given":"Tammo","family":"M\u00fcrmann","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1440-7433","authenticated-orcid":false,"given":"Eyck","family":"Jentzsch","sequence":"additional","affiliation":[{"name":"MINRES Technologies GmbH, Neubiberg, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1164-3082","authenticated-orcid":false,"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Darmstadt, Germany"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"A FPGA friendly 32 bit RISC-V CPU implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv."},{"key":"e_1_3_2_1_2_1","unstructured":"Language engineering for everyone. https:\/\/eclipse.dev\/Xtext\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Mirror of the now discontinued ORCA RISC-V processor from Vector-Blox. https:\/\/github.com\/cahz\/orca."},{"key":"e_1_3_2_1_4_1","unstructured":"PicoRV32 - A Size-Optimized RISC-V CPU. https:\/\/github.com\/YosysHQ\/picorv32."},{"key":"e_1_3_2_1_5_1","unstructured":"RISC-V CPU simple 3-stage pipeline for low-end applications. https:\/\/github.com\/bluespec\/Piccolo."},{"key":"e_1_3_2_1_6_1","unstructured":"The OpenHW Group CORE-V-XIF interface. https:\/\/docs.openhwgroup.org\/projects\/openhw-group-core-v-xif\/en\/latest\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3063027"},{"key":"e_1_3_2_1_8_1","unstructured":"Andes. Andes custom extension. http:\/\/www.andestech.com\/en\/products-solutions\/andes-custom-extension\/."},{"key":"e_1_3_2_1_9_1","unstructured":"Krste Asanovi\u0107 Rimas Avizienis Jonathan Bachrach Scott Beamer David Biancolin Christopher Celio Henry Cook Daniel Palmer Dabbelt John R. Hauser Adam M. Izraelevitz Sagar Karandikar Benjamin Keller Donggyu Kim Jack Koenig Krste Asanovi\u0107 Rimas Avizienis Palmer Dabbelt Benjamin Keller Yunsup Lee Eric Love Martin Maas Albert Magyar Howard Mao Miquel Moret\u00f3 Albert J. Ou David A. Patterson Brian C. Richards Colin Schmidt Stephen Twigg Huy D. Vo and Andrew Waterman. The rocket chip generator. 2016."},{"key":"e_1_3_2_1_10_1","volume-title":"Automation & Test in Europe Conference & Exhibition, DATE 2024","author":"Bernardo Paul Palomero","year":"2024","unstructured":"Paul Palomero Bernardo, Patrick Schmid, Oliver Bringmann, Mohammed Iftekhar, Babak Sadiye, Wolfgang M\u00fcller, Andreas Koch, Eyck Jentzsch, Axel Sauer, Ingo Feldner, and Wolfgang Ecker. A scalable risc-v hardware platform for intelligent sensor processing. In Design, Automation & Test in Europe Conference & Exhibition, DATE 2024, 2024."},{"key":"e_1_3_2_1_11_1","first-page":"564","volume-title":"64-Bit Custom Math ISA in Configurable 32-Bit RISC Processor","author":"Bit Abhishek","year":"2019","unstructured":"Abhishek Bit. 64-Bit Custom Math ISA in Configurable 32-Bit RISC Processor. In Amit Kumar, Marcin Paprzycki, and Vinit Kumar Gunjan, editors, ICDSMLA 2019, volume 601, pages 564--575. Springer Singapore, Singapore, 2020. Series Title: Lecture Notes in Electrical Engineering."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Cavalcante Matheus","year":"2022","unstructured":"Matheus Cavalcante, Domenic W\u00fcthrich, Matteo Perotti, Samuel Riedel, and Luca Benini. Spatz: A compact vector processing unit for high-performance and energy-efficient shared-l1 clusters. In 2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pages 1--9, 2022."},{"issue":"1","key":"e_1_3_2_1_13_1","first-page":"193","article-title":"RISC-V instruction set extensions for lightweight symmetric cryptography","volume":"2023","author":"Cheng Hao","year":"2023","unstructured":"Hao Cheng, Johann Gro\u00dfsch\u00e4dl, Ben Marshall, Dan Page, and Thinh Hung Pham. RISC-V instruction set extensions for lightweight symmetric cryptography. IACR Trans. Cryptogr. Hardw. Embed. Syst., 2023(1):193--237, 2023.","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"e_1_3_2_1_14_1","unstructured":"CIRCT. Circuit IR Compilers and Tools. https:\/\/circt.llvm.org."},{"key":"e_1_3_2_1_15_1","unstructured":"CIRCT. 'comb' Dialect. https:\/\/circt.llvm.org\/docs\/Dialects\/Comb\/."},{"key":"e_1_3_2_1_16_1","unstructured":"CIRCT. 'hw' Dialect. https:\/\/circt.llvm.org\/docs\/Dialects\/HW\/."},{"key":"e_1_3_2_1_17_1","unstructured":"CIRCT. 'hwarith' Dialect. https:\/\/circt.llvm.org\/docs\/Dialects\/HWArith\/."},{"key":"e_1_3_2_1_18_1","unstructured":"CIRCT. 'seq' Dialect. https:\/\/circt.llvm.org\/docs\/Dialects\/Seq\/."},{"key":"e_1_3_2_1_19_1","unstructured":"CIRCT. Static scheduling infrastructure. https:\/\/circt.llvm.org\/docs\/Scheduling\/."},{"key":"e_1_3_2_1_20_1","unstructured":"CIRCT. 'sv' Dialect. https:\/\/circt.llvm.org\/docs\/Dialects\/SV\/."},{"key":"e_1_3_2_1_21_1","unstructured":"Codasip. Mythic case study. https:\/\/codasip.com\/wp-content\/uploads\/2021\/03\/Codasip_case-study_Mythic.pdf."},{"key":"e_1_3_2_1_22_1","unstructured":"Codasip. What is CodAL? https:\/\/codasip.com\/2021\/02\/26\/what-is-codal\/."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/541643"},{"key":"e_1_3_2_1_25_1","unstructured":"Colin Drewes. Rethinking CPU-FPGA Interfaces: A Reconfigurable RISC-V Co-Processor. https:\/\/colindrewes.com\/projects\/GPCP.pdf."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774593"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12040050"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"e_1_3_2_1_30_1","unstructured":"Google. Or-tools. https:\/\/developers.google.com\/optimization."},{"key":"e_1_3_2_1_31_1","volume-title":"Draft Proposed RISC-V Composable Custom Extensions Specification, v. 0.92.231111. https:\/\/github.com\/grayresearch\/CX\/blob\/main\/spec\/spec.pdf","author":"Gray Jan","year":"2023","unstructured":"Jan Gray. Draft Proposed RISC-V Composable Custom Extensions Specification, v. 0.92.231111. https:\/\/github.com\/grayresearch\/CX\/blob\/main\/spec\/spec.pdf, 2023."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/Cluster48925.2021.00115"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994796"},{"key":"e_1_3_2_1_34_1","volume-title":"VDE\/IEEE","author":"Jan Schlamelcher Bewoayia Kebianyor","year":"2024","unstructured":"Bewoayia Kebianyor Jan Schlamelcher, Thomas Goodfellow and Kim Gr\u00fcttner. Extending clang\/llvm with custom instruction using tablegen - an experience report. In 2024 Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV). VDE\/IEEE, 2024."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622832"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS58970.2023.10305465"},{"key":"e_1_3_2_1_37_1","volume-title":"RISC-V Summit Europe","author":"Kaushanski Stanislaw","year":"2023","unstructured":"Stanislaw Kaushanski and Eyck Jentzsch. Automated cross-level verification flow of a highly configurable risc-v core family with custom instructions. In RISC-V Summit Europe, 2023."},{"key":"e_1_3_2_1_38_1","first-page":"2","volume-title":"IEEE\/ACM International Symposium on Code Generation and Optimization, CGO 2021","author":"Lattner Chris","year":"2021","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques A. Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. MLIR: scaling compiler infrastructure for domain specific computation. In Jae W. Lee, Mary Lou Soffa, and Ayal Zaks, editors, IEEE\/ACM International Symposium on Code Generation and Optimization, CGO 2021, Seoul, South Korea, February 27 - March 3, 2021, pages 2--14. IEEE, 2021."},{"key":"e_1_3_2_1_39_1","first-page":"233","volume-title":"Proceedings of the 17th ACM International Conference on Computing Frontiers, CF 2020","author":"Leidel John D.","year":"2020","unstructured":"John D. Leidel, David Donofrio, and Frank Conlon. Stonecutter: a very high level instruction set design language. In Maurizio Palesi, Gianluca Palermo, Catherine Graves, and Eishi Arima, editors, Proceedings of the 17th ACM International Conference on Computing Frontiers, CF 2020, Catania, Sicily, Italy, May 11-13, 2020, pages 233--236. ACM, 2020."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/LLVMHPC54804.2021.00010"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.471.0057"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056766"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","unstructured":"Prabhat Mishra and Nikil Dutt. Chapter 1 - Introduction to Architecture Description Languages. In Prabhat Mishra and Nikil Dutt editors Processor Description Languages volume 1 of Systems on Silicon pages 1--12. Morgan Kaufmann Burlington 2008. ISSN: 18759661.","DOI":"10.1016\/B978-012374287-2.50004-5"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Prabhat Mishra and Aviral Shrivastava. Chapter 2 - ADL-driven Methodologies for Design Automation of Embedded Processors. In Prabhat Mishra and Nikil Dutt editors Processor Description Languages volume 1 of Systems on Silicon pages 13--33. Morgan Kaufmann Burlington 2008. ISSN: 18759661.","DOI":"10.1016\/B978-012374287-2.50005-7"},{"key":"e_1_3_2_1_45_1","unstructured":"MLIR. 'func' Dialect. https:\/\/mlir.llvm.org\/docs\/Dialects\/Func\/."},{"key":"e_1_3_2_1_46_1","unstructured":"MLIR. 'memref' Dialect. https:\/\/mlir.llvm.org\/docs\/Dialects\/MemRef\/."},{"key":"e_1_3_2_1_47_1","unstructured":"MLIR. 'scf' Dialect. https:\/\/mlir.llvm.org\/docs\/Dialects\/SCFDialect\/."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567158"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00013"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"Johan Van Praet Dirk Lanneer Werner Geurts and Gert Goossens. Chapter 4 - nML: A Structural Processor Modeling Language for Retargetable Compilation and ASIP Design. In Prabhat Mishra and Nikil Dutt editors Processor Description Languages volume 1 of Systems on Silicon pages 65--93. Morgan Kaufmann Burlington 2008. ISSN: 18759661.","DOI":"10.1016\/B978-012374287-2.50007-0"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Himanshu A. Sanghavi and Nupur B. Andrews. Chapter 8 - TIE: An ADL for Designing Application-specific Instruction Set Extensions. In Prabhat Mishra and Nikil Dutt editors Processor Description Languages volume 1 of Systems on Silicon pages 183--216. Morgan Kaufmann Burlington 2008. ISSN: 18759661.","DOI":"10.1016\/B978-012374287-2.50011-2"},{"key":"e_1_3_2_1_52_1","volume-title":"RISC-V Summit Europe","author":"Shchekin Alexey","year":"2023","unstructured":"Alexey Shchekin and Ettore Giliberti. Compact CORDIC accelerator implementation for embedded RISC-V core. In RISC-V Summit Europe 2023."},{"key":"e_1_3_2_1_53_1","volume-title":"TIE Language - The Fast Path to High-Performance Embedded SoC Processing. https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/tools\/ip\/tensilica-ip\/tip-tie-wp.pdf","author":"Systems Cadence Design","year":"2016","unstructured":"Cadence Design Systems. TIE Language - The Fast Path to High-Performance Embedded SoC Processing. https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/tools\/ip\/tensilica-ip\/tip-tie-wp.pdf, 2016."},{"key":"e_1_3_2_1_54_1","volume-title":"The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA. https:\/\/riscv.org\/technical\/specifications","author":"Waterman Andrew","year":"2019","unstructured":"Andrew Waterman and Krste Asanovic. The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA. https:\/\/riscv.org\/technical\/specifications, 2019."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651375","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:43Z","timestamp":1750291423000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651375"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":55,"alternative-id":["10.1145\/3620666.3651375","10.1145\/3620666"],"URL":"https:\/\/doi.org\/10.1145\/3620666.3651375","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}