{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:19Z","timestamp":1772725639593,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":82,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["FA9550-20-1-0425"],"award-info":[{"award-number":["FA9550-20-1-0425"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["W912CG-23-C-0022"],"award-info":[{"award-number":["W912CG-23-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR00112390029"],"award-info":[{"award-number":["HR00112390029"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-2155235"],"award-info":[{"award-number":["CNS-2155235"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1954712"],"award-info":[{"award-number":["CNS-1954712"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-2048262"],"award-info":[{"award-number":["CNS-2048262"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Alfred P. Sloan Research Fellowship"},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004351","name":"Cisco Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3620666.3651382","type":"proceedings-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T12:08:21Z","timestamp":1713960501000},"page":"770-784","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0809-6230","authenticated-orcid":false,"given":"Hosein","family":"Yavarzadeh","sequence":"first","affiliation":[{"name":"CSE, UCSD, San Diego, California, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0380-1471","authenticated-orcid":false,"given":"Archit","family":"Agarwal","sequence":"additional","affiliation":[{"name":"CSE, UCSD, San Diego, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8090-2797","authenticated-orcid":false,"given":"Max","family":"Christman","sequence":"additional","affiliation":[{"name":"UNC Chapel Hill, Chapel Hill, North Carolina, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5077-5404","authenticated-orcid":false,"given":"Christina","family":"Garman","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, Indiana, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2720-9288","authenticated-orcid":false,"given":"Daniel","family":"Genkin","sequence":"additional","affiliation":[{"name":"Georgia Tech, Atlanta, Georgia, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6473-288X","authenticated-orcid":false,"given":"Andrew","family":"Kwong","sequence":"additional","affiliation":[{"name":"UNC Chapel Hill, Chapel Hill, North Carolina, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3123-5916","authenticated-orcid":false,"given":"Daniel","family":"Moghimi","sequence":"additional","affiliation":[{"name":"Google, Mountain View, California, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7041-7464","authenticated-orcid":false,"given":"Deian","family":"Stefan","sequence":"additional","affiliation":[{"name":"CSE, UCSD, San Diego, California, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3325-5048","authenticated-orcid":false,"given":"Kazem","family":"Taram","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, Indiana, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3174-9316","authenticated-orcid":false,"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[{"name":"CSE, UCSD, San Diego, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"libjpeg. https:\/\/libjpeg.sourceforge.net\/. [Online]."},{"key":"e_1_3_2_1_2_1","unstructured":"libjpeg-turbo. https:\/\/libjpeg-turbo.org\/. [Online]."},{"key":"e_1_3_2_1_3_1","volume-title":"http:\/\/www.jilp.org\/cbp2006","author":"The","year":"2006","unstructured":"The 2nd jilp championship branch prediction competition (cbp-2). http:\/\/www.jilp.org\/cbp2006, 2006. [Online]."},{"key":"e_1_3_2_1_4_1","volume-title":"http:\/\/www.jilp.org\/cbp2011","author":"The","year":"2011","unstructured":"The 3rd jilp championship branch prediction competition (cbp-3). http:\/\/www.jilp.org\/cbp2011, 2011. [Online]."},{"key":"e_1_3_2_1_5_1","volume-title":"http:\/\/www.jilp.org\/cbp2014","author":"The","year":"2014","unstructured":"The 4th jilp championship branch prediction competition (cbp-4). http:\/\/www.jilp.org\/cbp2014, 2014. [Online]."},{"key":"e_1_3_2_1_6_1","volume-title":"intel integrated performance primitives","author":"Intel","year":"2023","unstructured":"Intel ipp, intel integrated performance primitives, 2023."},{"key":"e_1_3_2_1_7_1","volume-title":"https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-predictor-barrier.html","author":"Intel\u00ae","year":"2023","unstructured":"Intel\u00ae indirect branch predictor barrier (ibpb). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-predictor-barrier.html, 2023."},{"key":"e_1_3_2_1_8_1","volume-title":"https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-restricted-speculation.html","author":"Intel\u00ae","year":"2023","unstructured":"Intel\u00ae indirect branch restricted speculation (ibrs). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-restricted-speculation.html, 2023."},{"key":"e_1_3_2_1_9_1","volume-title":"https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/software-guard-extensions.html","author":"Intel\u00ae","year":"2023","unstructured":"Intel\u00ae software guard extensions (intel\u00ae sgx). https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/software-guard-extensions.html, 2023."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"e_1_3_2_1_11_1","first-page":"110","volume-title":"International workshop on cryptographic hardware and embedded systems","author":"Ac\u0131i\u00e7mez Onur","year":"2010","unstructured":"Onur Ac\u0131i\u00e7mez, Billy Bob Brumley, and Philipp Grabher. New results on instruction cache attacks. In International workshop on cryptographic hardware and embedded systems, pages 110--124. Springer, 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77272-9_12"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"e_1_3_2_1_14_1","first-page":"225","volume-title":"RSA Conference","author":"Ac\u0131i\u00e7mez Onur","year":"2007","unstructured":"Onur Ac\u0131i\u00e7mez, \u00c7etin Kaya Ko\u00e7, and Jean-Pierre Seifert. Predicting secret keys via branch prediction. In RSA Conference, pages 225--242, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1791688.1791711"},{"key":"e_1_3_2_1_16_1","volume-title":"Paper 2010\/594","author":"Bangerter Endre","year":"2010","unstructured":"Endre Bangerter, David Gullasch, and Stephan Krenn. Cache games - bringing access based cache attacks on aes to practice. Cryptology ePrint Archive, Paper 2010\/594, 2010. https:\/\/eprint.iacr.org\/2010\/594."},{"key":"e_1_3_2_1_17_1","first-page":"971","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Barberis Enrico","year":"2022","unstructured":"Enrico Barberis, Pietro Frigo, Marius Muench, Herbert Bos, and Cristiano Giuffrida. Branch history injection: On the effectiveness of hardware mitigations against {Cross-Privilege} spectre-v2 attacks. In 31st USENIX Security Symposium (USENIX Security 22), pages 971--988, 2022."},{"key":"e_1_3_2_1_18_1","first-page":"785","volume-title":"Computer and Communications Security (CCS)","author":"Bhattacharyya Atri","year":"2019","unstructured":"Atri Bhattacharyya, Alexandra Sandulescu, Matthias Neugschwandtner, Alessandro Sorniotti, Babak Falsafi, Mathias Payer, and Anil Kurmus. Smotherspectre: exploiting speculative execution through port contention. In Computer and Communications Security (CCS), pages 785--800, 2019."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWBIS53353.2021.9631846"},{"key":"e_1_3_2_1_20_1","first-page":"249","volume-title":"28th USENIX Security Symposium (USENIX Security 19)","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin Von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. A systematic evaluation of transient execution attacks and defenses. In 28th USENIX Security Symposium (USENIX Security 19), pages 249--266, 2019."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00095"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742770"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_2_1_26_1","volume-title":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Evtyushkin Dmitry","year":"2018","unstructured":"Dmitry Evtyushkin, Ryan Riley, Nael CSE Abu-Ghazaleh, ECE, and Dmitry Ponomarev. Branchscope: A new side-channel attack on directional branch predictor. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2018."},{"issue":"11","key":"e_1_3_2_1_27_1","first-page":"6","article-title":"Development and implementation of the rijndael algorithm and base-64 advanced encryption standard (aes) for website data security","volume":"9","author":"Fathurrahmad F","year":"2020","unstructured":"F Fathurrahmad and E Ester. Development and implementation of the rijndael algorithm and base-64 advanced encryption standard (aes) for website data security. International Journal of Scientific & Technology Research, 9(11):6--11, 2020.","journal-title":"International Journal of Scientific & Technology Research"},{"key":"e_1_3_2_1_28_1","volume-title":"The microarchitecture of intel, amd and via cpus. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf","author":"Fog Agner","year":"2023","unstructured":"Agner Fog. The microarchitecture of intel, amd and via cpus. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf, 2023. [Online]."},{"key":"e_1_3_2_1_29_1","volume-title":"Black Hat","author":"Gras B","year":"2018","unstructured":"B Gras, KAVEH Razavi, H Bos, and C Giuffrida. Tlbleed: When protecting your cpu caches is not enough. Black Hat, 2018."},{"key":"e_1_3_2_1_30_1","first-page":"955","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Gras Ben","year":"2018","unstructured":"Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. Translation leak-aside buffer: Defeating cache side-channel protections with {TLB} attacks. In 27th USENIX Security Symposium (USENIX Security 18), pages 955--972, 2018."},{"key":"e_1_3_2_1_31_1","first-page":"279","volume-title":"International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA)","author":"Gruss Daniel","year":"2016","unstructured":"Daniel Gruss, Cl\u00e9mentine Maurice, Klaus Wagner, and Stefan Mangard. Flush+ flush: a fast and stealthy cache attack. In International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA), pages 279--299, 2016."},{"key":"e_1_3_2_1_32_1","first-page":"299","volume-title":"2017 USENIX Annual Technical Conference (USENIX ATC 17)","author":"H\u00e4hnel Marcus","year":"2017","unstructured":"Marcus H\u00e4hnel, Weidong Cui, and Marcus Peinado. {High-Resolution} side channels for untrusted operating systems. In 2017 USENIX Annual Technical Conference (USENIX ATC 17), pages 299--312, 2017."},{"key":"e_1_3_2_1_33_1","volume-title":"IBM","author":"IBM.","year":"2019","unstructured":"IBM. Power9 processor user's manual. Technical report, IBM, 2019."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"e_1_3_2_1_37_1","volume-title":"Securing branch predictors with two-level encryption. ACM Transactions on Architecture and Code Optimization (TACO), 17(3):1--25","author":"Lee Jaekyu","year":"2020","unstructured":"Jaekyu Lee, Yasuo Ishii, and Dam Sunwoo. Securing branch predictors with two-level encryption. ACM Transactions on Architecture and Code Optimization (TACO), 17(3):1--25, 2020."},{"key":"e_1_3_2_1_38_1","first-page":"557","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Lee Sangho","year":"2017","unstructured":"Sangho Lee, Ming-Wei Shih, Prasun Gera, Taesoo Kim, Hyesoon Kim, and Marcus Peinado. Inferring fine-grained control flow inside {SGX} enclaves with branch shadowing. In USENIX Security Symposium (USENIX Security), pages 557--574, 2017."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_40_1","volume-title":"Reverse engineering of Intel's branch prediction. https:\/\/www.its.uni-luebeck.de\/fileadmin\/files\/theses\/BA_NickMahling_ReverseEngineeringIntelsBranchPrediction.pdf","author":"Mahling Nick","year":"2023","unstructured":"Nick Mahling. Reverse engineering of Intel's branch prediction. https:\/\/www.its.uni-luebeck.de\/fileadmin\/files\/theses\/BA_NickMahling_ReverseEngineeringIntelsBranchPrediction.pdf, 2023."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3442555.3442580"},{"key":"e_1_3_2_1_42_1","volume-title":"Citeseer","author":"McFarling Scott","year":"1993","unstructured":"Scott McFarling. Combining branch predictors. Technical report, Citeseer, 1993."},{"key":"e_1_3_2_1_43_1","first-page":"10","article-title":"A ppm-like, tag-based branch predictor","volume":"7","author":"Michaud Pierre","year":"2005","unstructured":"Pierre Michaud. A ppm-like, tag-based branch predictor. JILP-Championship Branch Prediction, 7:10, 2005.","journal-title":"JILP-Championship Branch Prediction"},{"key":"e_1_3_2_1_44_1","volume-title":"Workshop on Duplicating, Deconstructing and Debunking","author":"Milenkovic Milena","year":"2002","unstructured":"Milena Milenkovic, Aleksandar Milenkovic, and Jeffrey Kulick. Demystifying intel branch predictors. In Workshop on Duplicating, Deconstructing and Debunking, 2002."},{"key":"e_1_3_2_1_45_1","first-page":"469","volume-title":"Nadia Heninger, Frank Piessens, and Berk Sunar. {CopyCat}: Controlled {Instruction-Level} attacks on enclaves. In 29th USENIX security symposium (USENIX security 20)","author":"Moghimi Daniel","year":"2020","unstructured":"Daniel Moghimi, Jo Van Bulck, Nadia Heninger, Frank Piessens, and Berk Sunar. {CopyCat}: Controlled {Instruction-Level} attacks on enclaves. In 29th USENIX security symposium (USENIX security 20), pages 469--486, 2020."},{"issue":"3","key":"e_1_3_2_1_46_1","article-title":"Implementation of aes-128 and token-base64 to prevent sql injection attacks via http","volume":"9","author":"Muttaqin Muhammad Farras","year":"2020","unstructured":"Muhammad Farras Muttaqin and Silvester Dian Handy Permana Yaddarabullah. Implementation of aes-128 and token-base64 to prevent sql injection attacks via http. International Journal, 9(3), 2020.","journal-title":"International Journal"},{"key":"e_1_3_2_1_47_1","unstructured":"Khang T Nguyen. Introduction to cache allocation technology in the intel\u00ae xeon\u00ae processor e5 v4 family. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/introduction-to-cache-allocation-technology.html 2016. [Online]."},{"key":"e_1_3_2_1_48_1","volume-title":"Partitioned cache architecture as a side-channel defence mechanism. Cryptology ePrint Archive","author":"Page Dan","year":"2005","unstructured":"Dan Page. Partitioned cache architecture as a side-channel defence mechanism. Cryptology ePrint Archive, 2005."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143490"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"e_1_3_2_1_51_1","first-page":"663","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Puddu Ivan","year":"2021","unstructured":"Ivan Puddu, Moritz Schneider, Miro Haller, and Srdjan \u010capkun. Frontal attack: Leaking {Control-Flow} in {SGX} via the {CPU} frontend. In 30th USENIX Security Symposium (USENIX Security 21), pages 663--680, 2021."},{"key":"e_1_3_2_1_52_1","volume-title":"JILP-Championship Branch Prediction","author":"Seznec Andre","year":"2004","unstructured":"Andre Seznec. The o-gehl branch predictor. JILP-Championship Branch Prediction, 2004."},{"key":"e_1_3_2_1_53_1","first-page":"1","article-title":"kbits l-tage branch predictor","volume":"9","author":"Seznec Andr\u00e9","year":"2007","unstructured":"Andr\u00e9 Seznec. A 256 kbits l-tage branch predictor. JILP-Championship Branch Prediction, 9:1--6, 2007.","journal-title":"JILP-Championship Branch Prediction"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"e_1_3_2_1_55_1","volume-title":"JILP-Championship Branch Prediction","author":"Seznec Andr\u00e9","year":"2016","unstructured":"Andr\u00e9 Seznec. Tage-sc-l branch predictors again. In JILP-Championship Branch Prediction, 2016."},{"key":"e_1_3_2_1_56_1","first-page":"23","article-title":"A case for (partially) tagged geometric history length branch prediction","volume":"8","author":"Seznec Andr\u00e9","year":"2006","unstructured":"Andr\u00e9 Seznec and Pierre Michaud. A case for (partially) tagged geometric history length branch prediction. JILP-Championship Branch Prediction, 8:23, 2006.","journal-title":"JILP-Championship Branch Prediction"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179355"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.17"},{"key":"e_1_3_2_1_59_1","first-page":"135","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Smith James E.","year":"1981","unstructured":"James E. Smith. A study of branch prediction strategies. In International Symposium on Computer Architecture (ISCA), page 135--148, 1981."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"e_1_3_2_1_61_1","first-page":"392","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Tullsen Dean M","year":"1995","unstructured":"Dean M Tullsen, Susan J Eggers, and Henry M Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In International Symposium on Computer Architecture (ISCA), pages 392--403, 1995."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919652"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00089"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243822"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00058"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134038"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_68_1","volume-title":"MICRO Conference 2023","author":"Wikner Johannes","year":"2023","unstructured":"Johannes Wikner, Dani\u00ebl Trujillo, and Kaveh Razavi. Phantom: Exploiting decoder-detectable mispredictions. In MICRO Conference 2023, 2023."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.45"},{"key":"e_1_3_2_1_70_1","first-page":"719","volume-title":"USENIX Security Symposium (USENIX Security)","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. {FLUSH+ RELOAD}: A high resolution, low noise, l3 cache {Side-Channel} attack. In USENIX Security Symposium (USENIX Security), pages 719--732, 2014."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179309"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/146628.139709"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589100"},{"key":"e_1_3_2_1_75_1","volume-title":"Speculative execution, variant 4: speculative store bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528","author":"Google Project Zero Jann Horn","year":"2018","unstructured":"Jann Horn Google Project Zero. Speculative execution, variant 4: speculative store bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528, 2018."},{"key":"e_1_3_2_1_76_1","volume-title":"Reading privileged memory with a side-channel. https:\/\/googleprojectzero.blogspot.com\/2018\/01\/reading-privileged-memory-with-side.html","author":"Google Project Zero Jann Horn","year":"2019","unstructured":"Jann Horn Google Project Zero. Reading privileged memory with a side-channel. https:\/\/googleprojectzero.blogspot.com\/2018\/01\/reading-privileged-memory-with-side.html, 2019."},{"key":"e_1_3_2_1_77_1","first-page":"1","volume-title":"Hot Chips","author":"Zhang Charles","year":"2015","unstructured":"Charles Zhang. Mars: A 64-core armv8 processor. In Hot Chips, pages 1--23, 2015."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378526"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00023"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-021-1253-8"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586178"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00033"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651382","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3620666.3651382","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:43Z","timestamp":1750291423000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3620666.3651382"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":82,"alternative-id":["10.1145\/3620666.3651382","10.1145\/3620666"],"URL":"https:\/\/doi.org\/10.1145\/3620666.3651382","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2024-04-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}