{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T22:11:59Z","timestamp":1775686319968,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":74,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Intel TSA Center"},{"name":"PRISM Research Center, a JUMP Center cosponsored by SRC and DARPA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3622781.3674182","type":"proceedings-article","created":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T15:31:01Z","timestamp":1744299061000},"page":"220-235","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Proactive Runtime Detection of Aging-Related Silent Data Corruptions: A Bottom-Up Approach"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9285-422X","authenticated-orcid":false,"given":"Jiacheng","family":"Ma","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1962-9760","authenticated-orcid":false,"given":"Majd","family":"Ganaiem","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1190-3546","authenticated-orcid":false,"given":"Madeline","family":"Burbage","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5828-8014","authenticated-orcid":false,"given":"Theo","family":"Gregersen","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9250-3554","authenticated-orcid":false,"given":"Rachel","family":"McAmis","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6549-7957","authenticated-orcid":false,"given":"Freddy","family":"Gabbay","sequence":"additional","affiliation":[{"name":"The Hebrew University of Jerusalem, Jerusalem, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6122-8998","authenticated-orcid":false,"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, United States of America"},{"name":"Google, Seattle, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,4,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"https:\/\/github.com\/opendcdiag\/opendcdiag."},{"key":"e_1_3_2_1_2_1","unstructured":"https:\/\/www.zlib.net\/."},{"key":"e_1_3_2_1_3_1","unstructured":"https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/soc-implementation-and-floorplanning\/innovus-implementation-system.html."},{"key":"e_1_3_2_1_4_1","unstructured":"https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/formal-and-static-verification\/jasper-gold-verification-platform.html."},{"key":"e_1_3_2_1_5_1","unstructured":"https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/synthesis\/genus-synthesis-solution.html."},{"key":"e_1_3_2_1_6_1","unstructured":"https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html."},{"key":"e_1_3_2_1_7_1","unstructured":"https:\/\/github.com\/embench\/embench-iot."},{"key":"e_1_3_2_1_8_1","unstructured":"https:\/\/github.com\/openhwgroup\/corev-llvm-project."},{"key":"e_1_3_2_1_9_1","unstructured":"Aging problems at 5nm and below. https:\/\/semiengineering.com\/aging-problems-at-5nm-and-below\/."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel\u00ae data center diagnostic tool for intel\u00ae xeon\u00ae processors. https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000058107\/processors\/intel-xeon-processors.html."},{"key":"e_1_3_2_1_11_1","first-page":"67","volume-title":"Effects and Mitigation Techniques","author":"Abbas Haider Muhi","year":"2020","unstructured":"Haider Muhi Abbas, Mark Zwolinski, and Basel Halak. Aging mitigation techniques for microprocessors using anti-aging software. Ageing of Integrated Circuits: Causes, Effects and Mitigation Techniques, pages 67--89, 2020."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/VTS.2007.22","volume-title":"25th IEEE VLSI Test Symposium (VTS'07)","author":"Agarwal Mridul","year":"2007","unstructured":"Mridul Agarwal, Bipul C Paul, Ming Zhang, and Subhasish Mitra. Circuit failure prediction and its application to transistor aging. In 25th IEEE VLSI Test Symposium (VTS'07), pages 277--286. IEEE, 2007."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784500"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.10.012"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927390"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898082"},{"key":"e_1_3_2_1_19_1","first-page":"3D","volume-title":"2015 IEEE International Reliability Physics Symposium","author":"Amrouch Hussam","year":"2015","unstructured":"Hussam Amrouch, Javier Martin-Martinez, Victor M van Santen, Miquel Moras, Rosana Rodriguez, Montserrat Nafria, and J\u00f6rg Henkel. Connecting the physical and application level towards grasping aging effects. In 2015 IEEE International Reliability Physics Symposium, pages 3D-1. IEEE, 2015."},{"key":"e_1_3_2_1_20_1","first-page":"189","volume-title":"2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID)","author":"Hasan Anik Md Toufiq","year":"2020","unstructured":"Md Toufiq Hasan Anik, Sylvain Guilley, Jean-Luc Danger, and Naghmeh Karimi. On the effect of aging on digital sensors. In 2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID), pages 189--194. IEEE, 2020."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-021-03804-6"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/VTS.2009.56","volume-title":"2009 27th IEEE VLSI Test Symposium","author":"Baba Altug Hakan","year":"2009","unstructured":"Altug Hakan Baba and Subhasish Mitra. Testing for transistor aging. In 2009 27th IEEE VLSI Test Symposium, pages 215--220. IEEE, 2009."},{"key":"e_1_3_2_1_23_1","volume-title":"Detection and prevention of silent data corruption in an exabyte-scale database system","author":"Bacon David F","year":"2022","unstructured":"David F Bacon. Detection and prevention of silent data corruption in an exabyte-scale database system. 2022."},{"key":"e_1_3_2_1_24_1","volume-title":"An analysis of data corruption in the storage stack. ACM Transactions on Storage (TOS), 4(3):1--28","author":"Bairavasundaram Lakshmi N","year":"2008","unstructured":"Lakshmi N Bairavasundaram, Andrea C Arpaci-Dusseau, Remzi H Arpaci-Dusseau, Garth R Goodson, and Bianca Schroeder. An analysis of data corruption in the storage stack. ACM Transactions on Storage (TOS), 4(3):1--28, 2008."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167712"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2011.25"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785504"},{"issue":"2","key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1109\/TCAD.2013.2287187","article-title":"Leakage-aging co-optimization for caches","volume":"33","author":"Calimera Andrea","year":"2014","unstructured":"Andrea Calimera, Mirko Loghi, Enrico Macii, and Massimo Poncino. Dynamic indexing: Leakage-aging co-optimization for caches. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33(2):251--264, 2014.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","first-page":"386","DOI":"10.1109\/T-ED.1985.21953","article-title":"Reliability effects on mos transistors due to hot-carrier injection","volume":"32","author":"Chen Kueing-Long","year":"1985","unstructured":"Kueing-Long Chen, Stephen A Saller, Imelda A Groves, and David B Scott. Reliability effects on mos transistors due to hot-carrier injection. IEEE Transactions on Electron Devices, 32(2):386--393, 1985.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_1_32_1","unstructured":"Automotive Electronics Council. LATEX: Failure mechanism based stress E test qualification for integrated circuit. AAEC - Q100 - REV-G standard."},{"key":"e_1_3_2_1_33_1","first-page":"1","volume-title":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","author":"Schiavone Pasquale Davide","year":"2017","unstructured":"Pasquale Davide Schiavone, Francesco Conti, Davide Rossi, Michael Gautschi, Antonio Pullini, Eric Flamand, and Luca Benini. Slow and steady wins the race? a comparison of ultra-low-power risc-v cores for internet-of-things applications. In 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pages 1--8, 2017."},{"key":"e_1_3_2_1_34_1","first-page":"1","volume-title":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","author":"de Oliveira \u00c1dria Barros","year":"2017","unstructured":"\u00c1dria Barros de Oliveira, Lucas Antunes Tambara, and Fernanda Lima Kastensmidt. Applying lockstep in dual-core arm cortex-a9 to mitigate radiation-induced soft errors. In 2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS), pages 1--4, 2017."},{"issue":"10","key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","first-page":"3133","DOI":"10.1109\/TED.2015.2462319","article-title":"Influence of transistors with bti-induced aging on sram write performance","volume":"62","author":"Ding Jie","year":"2015","unstructured":"Jie Ding, Dave Reid, Plamen Asenov, Campbell Millar, and Asen Asenov. Influence of transistors with bti-induced aging on sram write performance. IEEE Transactions on Electron Devices, 62(10):3133--3138, 2015.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_1_36_1","volume-title":"Detecting silent data corruptions in the wild. arXiv preprint arXiv:2203.08989","author":"Dixit Harish Dattatraya","year":"2022","unstructured":"Harish Dattatraya Dixit, Laura Boyle, Gautham Vunnam, Sneha Pendharkar, Matt Beadon, and Sriram Sankar. Detecting silent data corruptions in the wild. arXiv preprint arXiv:2203.08989, 2022."},{"key":"e_1_3_2_1_37_1","volume-title":"Silent data corruptions at scale. arXiv preprint arXiv:2102.11245","author":"Dixit Harish Dattatraya","year":"2021","unstructured":"Harish Dattatraya Dixit, Sneha Pendharkar, Matt Beadon, Chris Mason, Tejasvi Chakravarthy, Bharath Muthiah, and Sriram Sankar. Silent data corruptions at scale. arXiv preprint arXiv:2102.11245, 2021."},{"key":"e_1_3_2_1_38_1","first-page":"33","volume-title":"19th USENIX Conference on File and Storage Technologies (FAST 21)","author":"Dong Siying","year":"2021","unstructured":"Siying Dong, Andrew Kryczka, Yanqin Jin, and Michael Stumm. Evolution of development priorities in key-value stores serving large-scale applications: The {rocksdb} experience. In 19th USENIX Conference on File and Storage Technologies (FAST 21), pages 33--49, 2021."},{"key":"e_1_3_2_1_39_1","volume-title":"Fault tolerance techniques for high-performance computing","author":"Dongarra Jack","year":"2015","unstructured":"Jack Dongarra, Thomas Herault, and Yves Robert. Fault tolerance techniques for high-performance computing. Springer, 2015."},{"key":"e_1_3_2_1_40_1","first-page":"107","volume-title":"Interconnect Noise Optimization in Nanometer Technologies","author":"Elgamel Mohamed A","year":"2006","unstructured":"Mohamed A Elgamel and Magdy A Bayoumi. Eda industry tools: State of the art. Interconnect Noise Optimization in Nanometer Technologies, pages 107--123, 2006."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389102"},{"key":"e_1_3_2_1_42_1","first-page":"218","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Firouzi Farshad","year":"2012","unstructured":"Farshad Firouzi, Saman Kiamehr, and Mehdi B Tahoori. Nbti mitigation by optimized nop assignment and insertion. In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 218--223. IEEE, 2012."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114090"},{"key":"e_1_3_2_1_44_1","volume-title":"Clock tree design considerations in the prescence of asymmetric transistor aging. In 20203 10th Design and Verification Conference - Europe (DVCON)","author":"Gabbay Freddy","year":"2023","unstructured":"Freddy Gabbay, Firas Ramadan, and Majd Ganaiem. Clock tree design considerations in the prescence of asymmetric transistor aging. In 20203 10th Design and Verification Conference - Europe (DVCON), 2023."},{"key":"e_1_3_2_1_45_1","first-page":"52","volume-title":"Lior Bashari. Effect of Asymmetric Transistor Aging on GPGPUs. In Proceedings of the 5th International Conference on Microelectronic Devices and Technologies (MicDAT '2023)","author":"Gabbay Freddy","year":"2023","unstructured":"Freddy Gabbay, Firas Ramadan, Majd Ganaiem, Ofrie Rosenthal, and Lior Bashari. Effect of Asymmetric Transistor Aging on GPGPUs. In Proceedings of the 5th International Conference on Microelectronic Devices and Technologies (MicDAT '2023), pages 52--56, 2023."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"issue":"5","key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MDT.2011.113","article-title":"Metastability and synchronizers: A tutorial","volume":"28","author":"Ginosar Ran","year":"2011","unstructured":"Ran Ginosar. Metastability and synchronizers: A tutorial. IEEE Design & Test of Computers, 28(5):23--35, 2011.","journal-title":"IEEE Design & Test of Computers"},{"key":"e_1_3_2_1_48_1","unstructured":"Ga\u00ebl Guennebaud Beno\u00eet Jacob et al. Eigen v3. http:\/\/eigen.tuxfamily.org 2010."},{"key":"e_1_3_2_1_49_1","first-page":"645","volume-title":"2013 IEEE International Conference on Industrial Engineering and Engineering Management","author":"He Wenwen","year":"2013","unstructured":"Wenwen He and Kelly Yang. Quality control of subcontractor management in wafer foundry. In 2013 IEEE International Conference on Industrial Engineering and Engineering Management, pages 645--649, 2013."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589105"},{"key":"e_1_3_2_1_51_1","volume-title":"45nm transistor reliability. Intel Technology Journal, 12(2)","author":"Hicks Jeffrey","year":"2008","unstructured":"Jeffrey Hicks, Daniel Bergstrom, Mike Hattendorf, Jason Jopling, Jose Maiz, Sangwoo Pae, Chetan Prasad, and Jami Wiedemer. 45nm transistor reliability. Intel Technology Journal, 12(2), 2008."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"e_1_3_2_1_53_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Kiamehr Saman","year":"2014","unstructured":"Saman Kiamehr, Farshad Firouzi, Mojtaba Ebrahimi, and Mehdi B Tahoori. Aging-aware standard cell library design. In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1--4. IEEE, 2014."},{"key":"e_1_3_2_1_54_1","first-page":"4","volume-title":"2010 International Electron Devices Meeting","author":"Krishnan Anand T","year":"2010","unstructured":"Anand T Krishnan, Frank Cano, Cathy Chancellor, Vijay Reddy, Zhangfen Qi, Palkesh Jain, John Carulli, Jonathan Masin, Steve Zuhoski, Srikanth Krishnan, et al. Product drift from nbti: Guardbanding, circuit and statistical effects. In 2010 International Electron Devices Meeting, pages 4--3. IEEE, 2010."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320163"},{"key":"e_1_3_2_1_56_1","volume-title":"USA","author":"Lattner Chris","year":"2004","unstructured":"Chris Lattner and Vikram Adve. LLVM: A compilation framework for lifelong program analysis and transformation. pages 75--88, San Jose, CA, USA, Mar 2004."},{"key":"e_1_3_2_1_57_1","first-page":"1","volume-title":"2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)","author":"Liu Changze","year":"2020","unstructured":"Changze Liu, Yongsheng Sun, Pengpeng Ren, Dan Gao, Weichun Luo, Zanfeng Chen, and Yu Xia. New challenges of design for reliability in advanced technology node. In 2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), pages 1--4. IEEE, 2020."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9080918"},{"issue":"4","key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","first-page":"774","DOI":"10.1109\/TVLSI.2020.3044752","article-title":"An open-source multiformat floating-point unit architecture for energy-proportional transprecision computing","volume":"29","author":"Mach Stefan","year":"2020","unstructured":"Stefan Mach, Fabian Schuiki, Florian Zaruba, and Luca Benini. Fp-new: An open-source multiformat floating-point unit architecture for energy-proportional transprecision computing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 29(4):774--787, 2020.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898825"},{"key":"e_1_3_2_1_61_1","first-page":"123","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Marinissen Erik Jan","year":"2012","unstructured":"Erik Jan Marinissen, Gilbert Vandling, Sandeep Kumar Goel, Friedrich Hapke, Jason Rivers, Nikolaus Mittermaier, and Swapnil Bahl. Eda solutions to new-defect detection in advanced process technologies. In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 123--128, 2012."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855685"},{"key":"e_1_3_2_1_64_1","first-page":"2F","volume-title":"2015 IEEE International Reliability Physics Symposium","author":"Novak S","year":"2015","unstructured":"S Novak, C Parker, D Becher, M Liu, Marty Agostinelli, M Chahal, P Packan, P Nayak, Stephen Ramey, and S Natarajan. Transistor aging and reliability in 14nm tri-gate technology. In 2015 IEEE International Reliability Physics Symposium, pages 2F-2. IEEE, 2015."},{"key":"e_1_3_2_1_65_1","first-page":"1","volume-title":"IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN 2012","author":"Oboril Fabian","year":"2012","unstructured":"Fabian Oboril and Mehdi B Tahoori. Extratime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level. In IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN 2012), pages 1--12. IEEE, 2012."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"crossref","first-page":"4218","DOI":"10.1103\/PhysRevB.51.4218","article-title":"Generalized diffusion-reaction model for the low-field charge-buildup instability at the si-sio2 interface","volume":"51","author":"Ogawa Shigeo","year":"1995","unstructured":"Shigeo Ogawa and Noboru Shiono. Generalized diffusion-reaction model for the low-field charge-buildup instability at the si-sio2 interface. Phys. Rev. B, 51:4218--4230, Feb 1995.","journal-title":"Phys. Rev. B"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.350196"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.61"},{"key":"e_1_3_2_1_69_1","volume-title":"Silifuzz: Fuzzing cpus by proxy. arXiv preprint arXiv:2110.11519","author":"Serebryany Kostya","year":"2021","unstructured":"Kostya Serebryany, Maxim Lifantsev, Konstantin Shtoyk, Doug Kwan, and Peter Hochschild. Silifuzz: Fuzzing cpus by proxy. arXiv preprint arXiv:2110.11519, 2021."},{"key":"e_1_3_2_1_70_1","volume-title":"https:\/\/www.veripool.org\/verilator\/","author":"Snyder Wilson","year":"2021","unstructured":"Wilson Snyder. https:\/\/www.veripool.org\/verilator\/, 2021."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1007\/978-1-4757-6674-5_3","volume-title":"System on Chip Design Languages: Extended papers: best of FDL'01 and HDLCon'01","author":"Wadsworth Steve","year":"2002","unstructured":"Steve Wadsworth and Dennis Brophy. Advanced asic sign-off features of ieee 1076.4-2000 and standards updates to verilog and sdf. In System on Chip Design Languages: Extended papers: best of FDL'01 and HDLCon'01, pages 35--42. Springer, 2002."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.26"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613149"},{"key":"e_1_3_2_1_76_1","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf, Johann Glaser, and Johannes Kepler. Yosys-a free verilog synthesis suite. In Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), 2013."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2192413"}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4","location":"Hilton La Jolla Torrey Pines La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3622781.3674182","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3622781.3674182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:03Z","timestamp":1750178223000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3622781.3674182"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":74,"alternative-id":["10.1145\/3622781.3674182","10.1145\/3622781"],"URL":"https:\/\/doi.org\/10.1145\/3622781.3674182","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2025-04-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}