{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:55Z","timestamp":1772724895863,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":81,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["502388442"],"award-info":[{"award-number":["502388442"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3622781.3674189","type":"proceedings-article","created":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T15:31:01Z","timestamp":1744299061000},"page":"31-46","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5130-9855","authenticated-orcid":false,"given":"Asif Ali","family":"Khan","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1780-6217","authenticated-orcid":false,"given":"Hamid","family":"Farzaneh","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9534-3978","authenticated-orcid":false,"given":"Karl Friedrich Alexander","family":"Friebel","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5661-3004","authenticated-orcid":false,"given":"Cl\u00e9ment","family":"Fournier","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8539-2397","authenticated-orcid":false,"given":"Lorenzo","family":"Chelini","sequence":"additional","affiliation":[{"name":"Intel, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5007-445X","authenticated-orcid":false,"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2025,4,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/mlir.llvm.org\/docs\/Interfaces\/","author":"Mlir","year":"2023","unstructured":"Mlir interface. https:\/\/mlir.llvm.org\/docs\/Interfaces\/, 2023. Accessed: 2023-08-25."},{"key":"e_1_3_2_1_2_1","volume-title":"the programming language. https:\/\/www.modular.com\/max\/mojo","author":"Mojo","year":"2023","unstructured":"Mojo, the programming language. https:\/\/www.modular.com\/max\/mojo, 2023. Accessed: 2024-04-24."},{"key":"e_1_3_2_1_3_1","volume-title":"https:\/\/www.upmem.com\/ressources\/","author":"Upmem","year":"2023","unstructured":"Upmem use cases. https:\/\/www.upmem.com\/ressources\/, 2023. Accessed: 2023-09-01."},{"issue":"12","key":"e_1_3_2_1_4_1","first-page":"4219","article-title":"X-sram: Enabling in-memory boolean computations in cmos static random access memories","volume":"65","author":"A. Agrawal","year":"2018","unstructured":"A. Agrawal et al. X-sram: Enabling in-memory boolean computations in cmos static random access memories. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(12):4219--4232, 2018.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_1_5_1","first-page":"564","volume-title":"A compiler for automatic selection of suitable processing-in-memory instructions","author":"Ahmed Hameeza","year":"2019","unstructured":"Hameeza Ahmed, Paulo C. Santos, Jo\u00e3o P. C. Lima, Rafael F. Moura, Marco A. Z. Alves, Ant\u00f4nio C. S. Beck, and Luigi Carro. A compiler for automatic selection of suitable processing-in-memory instructions. pages 564--569, 2019."},{"issue":"1","key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/JPROC.2022.3218057","article-title":"Technology prospects for data-intensive computing","volume":"111","author":"Akarvardar Kerem","year":"2023","unstructured":"Kerem Akarvardar and H-S Philip Wong. Technology prospects for data-intensive computing. Proc. of the IEEE, 111(1):92--112, 2023.","journal-title":"Proc. of the IEEE"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Joao Ambrosi Aayush Ankit Rodrigo Antunes Sai Rahul Chalamalasetti Soumitra Chatterjee Izzat El Hajj Guilherme Fachini Paolo Faraboschi Martin Foltin Sitao Huang Wen-Mei Hwu Gustavo Knuppe Sunil Vishwanathpur Lakshminarasimha Dejan Milojicic Mohan Parthasarathy Filipe Ribeiro Lucas Rosa Kaushik Roy Plinio Silveira and John Paul Strachan. Hardware-software co-design for an analog-digital accelerator for machine learning. pages 1--13 2018.","DOI":"10.1109\/ICRC.2018.8638612"},{"key":"e_1_3_2_1_8_1","volume-title":"First-generation inference accelerator deployment at facebook. arXiv preprint arXiv:2107.04140","author":"Anderson Michael","year":"2021","unstructured":"Michael Anderson, Benny Chen, Stephen Chen, Summer Deng, Jordan Fix, Michael Gschwind, Aravind Kalaiah, Changkyu Kim, Jaewon Lee, Jason Liang, et al. First-generation inference accelerator deployment at facebook. arXiv preprint arXiv:2107.04140, 2021."},{"key":"e_1_3_2_1_9_1","volume-title":"A deep learning based cost model for automatic code optimization. CoRR, abs\/2104.04955","author":"Baghdadi Riyadh","year":"2021","unstructured":"Riyadh Baghdadi, Massinissa Merouani, Mohamed-Hicham Leghettas, Kamel Abdous, Taha Arbaoui, Karima Benatchba, and Saman P. Amarasinghe. A deep learning based cost model for automatic code optimization. CoRR, abs\/2104.04955, 2021."},{"issue":"8","key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","first-page":"1303","DOI":"10.1109\/JPROC.2020.2975719","article-title":"Magnetic racetrack memory: From physics to the cusp of applications within a decade","volume":"108","author":"Bl\u00e4sing Robin","year":"2020","unstructured":"Robin Bl\u00e4sing, Asif Ali Khan, Panagiotis Ch Filippou, Chirag Garg, Fazal Hameed, Jeronimo Castrillon, and Stuart SP Parkin. Magnetic racetrack memory: From physics to the cusp of applications within a decade. Proceedings of the IEEE, 108(8):1303--1321, 2020.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1145\/3173162.3173177","volume-title":"Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '18","author":"Boroumand Amirali","year":"2018","unstructured":"Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu. Google workloads for consumer devices: Mitigating data movement bottlenecks. In Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '18, page 316--331, New York, NY, USA, 2018. Association for Computing Machinery."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/CGO51591.2021.9370332","volume-title":"2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","author":"Chelini Lorenzo","year":"2021","unstructured":"Lorenzo Chelini, Andi Drebes, Oleksandr Zinenko, Albert Cohen, Nicolas Vasilache, Tobias Grosser, and Henk Corporaal. Progressive raising in multi-level ir. In 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO), pages 15--26, 2021."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/PACT58117.2023.00017","volume-title":"2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Chen J.","year":"2023","unstructured":"J. Chen, J. Gomez-Luna, I. El Hajj, Y. Guo, and O. Mutlu. Simplepim: A software framework for productive and efficient processing-in-memory. In 2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 99--111, Los Alamitos, CA, USA, oct 2023. IEEE Computer Society."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/ISSCC42614.2022.9731621","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Chiu Yen-Cheng","year":"2022","unstructured":"Yen-Cheng Chiu, Chia-Sheng Yang, Shih-Hsin Teng, Hsiao-Yu Huang, Fu-Chun Chang, Yuan Wu, Yu-An Chien, Fang-Ling Hsieh, Chung-Yuan Li, Guan-Yi Lin, et al. A 22nm 4mb stt-mram data-encrypted near-memory computation macro with a 192gb\/s read-and-decryption bandwidth and 25.1--55.1 tops\/w 8b mac for ai operations. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), volume 65, pages 178--180. IEEE, 2022."},{"issue":"5","key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","article-title":"Memristor-the missing circuit element","volume":"18","author":"Chua L.","year":"1971","unstructured":"L. Chua. Memristor-the missing circuit element. IEEE Transactions on Circuit Theory, 18(5):507--519, 1971.","journal-title":"IEEE Transactions on Circuit Theory"},{"issue":"12","key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","first-page":"2081","DOI":"10.1109\/LED.2022.3216558","article-title":"Demonstration of multiply-accumulate operation with 28 nm fefet crossbar array","volume":"43","author":"De Sourav","year":"2022","unstructured":"Sourav De, Franz Mueller, Nellie Laleni, Maximilian Lederer, Yannick Raffel, Shaown Mojumder, Alptekin Vardar, Sukhrob Abdulazhanov, Tarek Ali, Stefan D\u00fcnkel, et al. Demonstration of multiply-accumulate operation with 28 nm fefet crossbar array. IEEE Electron Device Letters, 43(12):2081--2084, 2022.","journal-title":"IEEE Electron Device Letters"},{"issue":"2","key":"e_1_3_2_1_17_1","first-page":"12","article-title":"A compiler cost model for speculative parallelization","volume":"4","author":"Dou Jialin","unstructured":"Jialin Dou and Marcelo Cintra. A compiler cost model for speculative parallelization. ACM Trans. Archit. Code Optim., 4(2):12--es, jun 2007.","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"e_1_3_2_1_18_1","volume-title":"10th Int. Workshop on Polyhedral Compilation Techniques","author":"Drebes Andi","year":"2020","unstructured":"Andi Drebes, Lorenzo Chelini, Oleksandr Zinenko, Albert Cohen, Henk Corporaal, Tobias Grosser, Kanishkan Vadivel, and Nicolas Vasilache. Tc-cim: Empowering tensor comprehensions for computing-in-memory. In 10th Int. Workshop on Polyhedral Compilation Techniques, 2020."},{"key":"e_1_3_2_1_19_1","volume-title":"TensorFlow: Large-scale machine learning on heterogeneous systems","author":"Abadi Mart\u00edn","year":"2015","unstructured":"Abadi Mart\u00edn et al. TensorFlow: Large-scale machine learning on heterogeneous systems, 2015. Software available from tensorflow.org."},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","volume":"3","author":"Farzaneh Hamid","year":"2024","unstructured":"Hamid Farzaneh, Jo\u00e3o Paulo Cardoso de Lima, Mengyuan Li, Asif Ali Khan, Xiaobo Sharon Hu, and Jeronimo Castrillon. C4cam: A compiler for cam-based in-memory accelerators. In Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3, ASPLOS 2024, New York, NY, USA, 2024. Association for Computing Machinery."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 61th Annual Design Automation Conference (DAC'24), DAC '24. ACM","author":"Farzaneh Hamid","year":"2024","unstructured":"Hamid Farzaneh, Jo\u00e3o Paulo Cardoso De Lima, Ali Nezhadi Khelejani, Asif Ali Khan, Mahta Mayahinia, Mehdi Tahoori, and Jeronimo Castrillon. SHERLOCK: Scheduling efficient and reliable bulk bitwise operations in NVMs. In Proceedings of the 61th Annual Design Automation Conference (DAC'24), DAC '24. ACM, June 2024."},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Fowers Jeremy","year":"2018","unstructured":"Jeremy Fowers, Kalin Ovtcharov, Michael Papamichael, Todd Massengill, Ming Liu, Daniel Lo, Shlomi Alkalay, Michael Haselman, Logan Adams, Mahdi Ghandi, et al. A configurable cloud-scale dnn processor for real-time ai. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pages 1--14. IEEE, 2018."},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"Comprime: A compiler for parallel and scalable reram-based in-memory computing","author":"Frerix Steffen","year":"2019","unstructured":"Steffen Frerix, Saeideh Shirinzadeh, Saman Fr\u00f6hlich, and Rolf Drechsler. Comprime: A compiler for parallel and scalable reram-based in-memory computing. pages 1--6, 2019."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","first-page":"52565","DOI":"10.1109\/ACCESS.2022.3174101","article-title":"Benchmarking a new paradigm: Experimental analysis and characterization of a real processing-in-memory system","volume":"10","author":"G\u00f3mez-Luna Juan","year":"2022","unstructured":"Juan G\u00f3mez-Luna, Izzat El Hajj, Ivan Fernandez, Christina Giannoula, Geraldo F. Oliveira, and Onur Mutlu. Benchmarking a new paradigm: Experimental analysis and characterization of a real processing-in-memory system. IEEE Access, 10:52565--52608, 2022.","journal-title":"IEEE Access"},{"issue":"4","key":"e_1_3_2_1_25_1","article-title":"Domain-specific multi-level ir rewriting for gpu: The open earth compiler for gpu-accelerated climate simulation","volume":"18","author":"Gysi Tobias","year":"2021","unstructured":"Tobias Gysi, Christoph M\u00fcller, Oleksandr Zinenko, Stephan Herhut, Eddie Davis, Tobias Wicky, Oliver Fuhrer, Torsten Hoefler, and Tobias Grosser. Domain-specific multi-level ir rewriting for gpu: The open earth compiler for gpu-accelerated climate simulation. Trans. Archit. Code Optim., 18(4), 2021.","journal-title":"Trans. Archit. Code Optim."},{"issue":"2","key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/LCA.2021.3126450","article-title":"Near-data processing in memory expander for dnn acceleration on gpus","volume":"20","author":"Ham Hyungkyu","year":"2021","unstructured":"Hyungkyu Ham, Hyunuk Cho, Minjae Kim, Jueon Park, Jeongmin Hong, Hyojin Sung, Eunhyeok Park, Euicheol Lim, and Gwangsun Kim. Near-data processing in memory expander for dnn acceleration on gpus. IEEE Computer Architecture Letters, 20(2):171--174, 2021.","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_2_1_27_1","volume-title":"Polyhedral-based compilation framework for in-memory neural network accelerators. J. Emerg. Technol. Comput. Syst., 18(1), sep","author":"Han Jianhui","year":"2021","unstructured":"Jianhui Han, Xiang Fei, Zhaolin Li, and Youhui Zhang. Polyhedral-based compilation framework for in-memory neural network accelerators. J. Emerg. Technol. Comput. Syst., 18(1), sep 2021."},{"issue":"3","key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1145\/3007787.3001159","article-title":"Transparent offloading and mapping (tom) enabling programmer-transparent near-data processing in gpu systems","volume":"44","author":"Hsieh Kevin","year":"2016","unstructured":"Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W Keckler. Transparent offloading and mapping (tom) enabling programmer-transparent near-data processing in gpu systems. ACM SIGARCH Computer Architecture News, 44(3):204--216, 2016.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"6","key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1038\/s41928-018-0092-2","article-title":"In-memory computing with resistive switching devices","volume":"1","author":"Ielmini Daniele","year":"2018","unstructured":"Daniele Ielmini and H-S Philip Wong. In-memory computing with resistive switching devices. Nature electronics, 1(6):333--343, 2018.","journal-title":"Nature electronics"},{"issue":"3","key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","first-page":"470","DOI":"10.1109\/TVLSI.2017.2776954","article-title":"Computing in memory with spin-transfer torque magnetic ram","volume":"26","author":"Jain Shubham","year":"2017","unstructured":"Shubham Jain, Ashish Ranjan, Kaushik Roy, and Anand Raghunathan. Computing in memory with spin-transfer torque magnetic ram. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(3):470--483, 2017.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_31_1","volume-title":"A compilation tool for computation offloading in reram-based cim architectures. 20(4), oct","author":"Jin Hai","year":"2023","unstructured":"Hai Jin, Bo Lei, Haikun Liu, Xiaofei Liao, Zhuohui Duan, Chencheng Ye, and Yu Zhang. A compilation tool for computation offloading in reram-based cim architectures. 20(4), oct 2023."},{"key":"e_1_3_2_1_32_1","volume-title":"Compiling onnx neural network models using mlir. arXiv preprint arXiv:2008.08272","author":"Tian Jin","year":"2020","unstructured":"Tian Jin et al. Compiling onnx neural network models using mlir. arXiv preprint arXiv:2008.08272, 2020."},{"issue":"1","key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1038\/s41467-020-16108-9","article-title":"Accurate deep neural network inference using computational phase-change memory","volume":"11","author":"V. Joshi","year":"2020","unstructured":"V. Joshi et al. Accurate deep neural network inference using computational phase-change memory. Nature communications, 11(1):1--13, 2020.","journal-title":"Nature communications"},{"issue":"7892","key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1038\/s41586-021-04196-6","article-title":"A crossbar array of magnetoresistive memory devices for in-memory computing","volume":"601","author":"Jung Seungchul","year":"2022","unstructured":"Seungchul Jung, Hyungwoo Lee, Sungmeen Myung, Hyunsoo Kim, Seung Keun Yoon, Soon-Wan Kwon, Yongmin Ju, Minje Kim, Wooseok Yi, Shinhee Han, et al. A crossbar array of magnetoresistive memory devices for in-memory computing. Nature, 601(7892):211--216, 2022.","journal-title":"Nature"},{"key":"e_1_3_2_1_35_1","first-page":"90","volume-title":"Proc. of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","author":"Kandemir Mahmut Taylan","year":"2021","unstructured":"Mahmut Taylan Kandemir, Jihyun Ryoo, Xulong Tang, and Mustafa Karakoy. Compiler support for near data computing. In Proc. of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 90--104, 2021."},{"key":"e_1_3_2_1_36_1","volume-title":"High performance gpu code generation for matrix-matrix multiplication using mlir: Some early results","author":"Katel Navdeep","year":"2021","unstructured":"Navdeep Katel, Vivek Khandelwal, and Uday Bondhugula. High performance gpu code generation for matrix-matrix multiplication using mlir: Some early results, 2021."},{"issue":"4","key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/JSSC.2022.3140414","article-title":"Hermes-core-a 1.59-tops\/mm 2 pcm on 14-nm cmos in-memory compute core using 300-ps\/lsb linearized cco-based adcs","volume":"57","author":"Khaddam-Aljameh Riduan","year":"2022","unstructured":"Riduan Khaddam-Aljameh, Milos Stanisavljevic, Jordi Fornt Mas, Geethan Karunaratne, Matthias Br\u00e4ndli, Feng Liu, Abhairaj Singh, Silvia M M\u00fcller, Urs Egger, Anastasios Petropoulos, et al. Hermes-core-a 1.59-tops\/mm 2 pcm on 14-nm cmos in-memory compute core using 300-ps\/lsb linearized cco-based adcs. IEEE Journal of Solid-State Circuits, 57(4):1027--1038, 2022.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_38_1","volume-title":"Hamid Farzaneh, and Jeronimo Castrillon. The landscape of compute-near-memory and compute-in-memory: A research and commercial overview. arXiv preprint arXiv:2401.14428","author":"Khan Asif Ali","year":"2024","unstructured":"Asif Ali Khan, Jo\u00e3o Paulo C De Lima, Hamid Farzaneh, and Jeronimo Castrillon. The landscape of compute-near-memory and compute-in-memory: A research and commercial overview. arXiv preprint arXiv:2401.14428, 2024."},{"key":"e_1_3_2_1_39_1","volume-title":"ACM Transactions on Embedded Computing Systems (TECS)","author":"Khan Asif Ali","year":"2022","unstructured":"Asif Ali Khan, S\u00e9bastien Ollivier, Stephen Longofono, Gerald Hempel, Jeronimo Castrillon, and Alex K Jones. Brain-inspired cognition in next generation racetrack memories. ACM Transactions on Embedded Computing Systems (TECS), 2022."},{"key":"e_1_3_2_1_40_1","first-page":"1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Khwa Win-San","year":"2022","unstructured":"Win-San Khwa, Yen-Cheng Chiu, Chuan-Jia Jhang, Sheng-Po Huang, Chun-Ying Lee, Tai-Hao Wen, Fu-Chun Chang, Shao-Ming Yu, Tung-Yin Lee, and Meng-Fan Chang. A 40-nm, 2m-cell, 8b-precision, hybrid slc-mlc pcm computing-in-memory macro with 20.5--65.0 tops\/w for tiny-al edge devices. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), volume 65, pages 1--3. IEEE, 2022."},{"issue":"3","key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1145\/3007787.3001178","article-title":"Neurocube: A programmable digital neuromorphic architecture with high-density 3d memory","volume":"44","author":"Kim D.","year":"2016","unstructured":"D. Kim, J. Kung, S. Chai, S. Yalamanchili, and S. Mukhopadhyay. Neurocube: A programmable digital neuromorphic architecture with high-density 3d memory. ACM SIGARCH Computer Architecture News, 44(3):380--392, 2016.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"1","key":"e_1_3_2_1_42_1","first-page":"107","article-title":"A 1.2v 12.8gb\/s 2gb mobile wide-i\/o dram with 4\u00d7128 i\/os using tsv based stacking","volume":"47","author":"Kim Jung-Sik","year":"2011","unstructured":"Jung-Sik Kim, Chi Sung Oh, Hocheol Lee, Donghyuk Lee, Hyong Ryol Hwang, Sooman Hwang, Byongwook Na, Joungwook Moon, Jin-Guk Kim, Hanna Park, et al. A 1.2v 12.8gb\/s 2gb mobile wide-i\/o dram with 4\u00d7128 i\/os using tsv based stacking. IEEE Journal of Solid-State Circuits, 47(1):107--116, 2011.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/ICPP.1994.108","volume-title":"1994 International Conference on Parallel Processing","volume":"1","author":"Kogge Peter M","year":"1994","unstructured":"Peter M Kogge. Execube-a new architecture for scaleable mpps. In 1994 International Conference on Parallel Processing, volume 1, pages 77--84. IEEE, 1994."},{"issue":"10","key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","first-page":"2054","DOI":"10.1109\/TVLSI.2013.2282132","article-title":"Memristor-based material implication (imply) logic: Design principles and methodologies","volume":"22","author":"S. Kvatinsky","year":"2013","unstructured":"S. Kvatinsky et al. Memristor-based material implication (imply) logic: Design principles and methodologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(10):2054--2066, 2013.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","first-page":"350","DOI":"10.1109\/ISSCC42613.2021.9365862","volume-title":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","volume":"64","author":"Kwon Young-Cheon","year":"2021","unstructured":"Young-Cheon Kwon, Suk Han Lee, Jaehoon Lee, Sang-Hyuk Kwon, Je Min Ryu, Jong-Pil Son, O Seongil, Hak-Soo Yu, Haesuk Lee, Soo Young Kim, et al. 25.4 a 20nm 6gb function-in-memory dram, based on hbm2 with a 1.2tflops programmable computing unit using bank-level parallelism, for machine learning applications. In 2021 IEEE International Solid- State Circuits Conference (ISSCC), volume 64, pages 350--352, 2021."},{"key":"e_1_3_2_1_46_1","first-page":"2","volume-title":"IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","author":"Lattner Chris","year":"2021","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. Mlir: Scaling compiler infrastructure for domain specific computation. In IEEE\/ACM International Symposium on Code Generation and Optimization (CGO), pages 2--14, 2021."},{"key":"e_1_3_2_1_47_1","first-page":"1","volume-title":"Nature Electronics","author":"Gallo Manuel Le","year":"2023","unstructured":"Manuel Le Gallo, Riduan Khaddam-Aljameh, Milos Stanisavljevic, Athanasios Vasilopoulos, Benedikt Kersting, Martino Dazzi, Geethan Karunaratne, Matthias Br\u00e4ndli, Abhairaj Singh, Silvia M Mueller, et al. A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference. Nature Electronics, pages 1--14, 2023."},{"issue":"10","key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","first-page":"4304","DOI":"10.1109\/TED.2018.2865352","article-title":"Compressed sensing with approximate message passing using in-memory computing","volume":"65","author":"Gallo Manuel Le","year":"2018","unstructured":"Manuel Le Gallo, Abu Sebastian, Giovanni Cherubini, Heiner Giefers, and Evangelos Eleftheriou. Compressed sensing with approximate message passing using in-memory computing. IEEE Transactions on Electron Devices, 65(10):4304--4312, 2018.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_1_49_1","first-page":"432","volume-title":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"Lee Dong Uk","year":"2014","unstructured":"Dong Uk Lee, Kyung Whan Kim, Kwan Weon Kim, Hongjung Kim, Ju Young Kim, Young Jun Park, Jae Hwan Kim, Dae Suk Kim, Heat Bit Park, Jin Wook Shin, et al. A 1.2 v 8gb 8-channel 128gb\/s high-bandwidth memory (hbm) stacked dram with effective microbump i\/o test methods using 29nm process and tsv. In 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pages 432--433. IEEE, 2014."},{"key":"e_1_3_2_1_50_1","first-page":"1","volume-title":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","volume":"65","author":"Lee Seongju","year":"2022","unstructured":"Seongju Lee, Kyuyoung Kim, Sanghoon Oh, Joonhong Park, Gimoon Hong, Dongyoon Ka, Kyudong Hwang, Jeongje Park, Kyeongpil Kang, Jungyeon Kim, Junyeol Jeon, Nahsung Kim, Yongkee Kwon, Kornijcuk Vladimir, Woojae Shin, Jongsoon Won, Minkyu Lee, Hyunha Joo, Haerang Choi, Jaewook Lee, Donguc Ko, Younggun Jun, Keewon Cho, Ilwoong Kim, Choungki Song, Chunseok Jeong, Daehan Kwon, Jieun Jang, Il Park, Junhyun Chun, and Joohwan Cho. A 1ynm 1.25v 8gb, 16gb\/s\/pin gddr6-based accelerator-in-memory supporting 1tflops mac operation and various activation functions for deep-learning applications. In 2022 IEEE International Solid- State Circuits Conference (ISSCC), volume 65, pages 1--3, 2022."},{"key":"e_1_3_2_1_51_1","first-page":"43","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)","author":"Lee Sukhan","year":"2021","unstructured":"Sukhan Lee, Shin-haeng Kang, Jaehoon Lee, Hyeonsu Kim, Eojin Lee, Seungwoo Seo, Hosang Yoon, Seungwon Lee, Kyounghwan Lim, Hyunsung Shin, Jinhyun Kim, O Seongil, Anand Iyer, David Wang, Kyomin Sohn, and Nam Sung Kim. Hardware architecture and software stack for pim based on commercial dram technology : Industrial product. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), pages 43--56, 2021."},{"key":"e_1_3_2_1_52_1","volume-title":"Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al. The gem5 simulator: Version 20.0+. arXiv preprint arXiv:2007.03152","author":"Lowe-Power Jason","year":"2020","unstructured":"Jason Lowe-Power, Abdul Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al. The gem5 simulator: Version 20.0+. arXiv preprint arXiv:2007.03152, 2020."},{"key":"e_1_3_2_1_53_1","volume-title":"Memristors-from in-memory computing, deep learning acceleration, spiking neural networks, to the future of neuromorphic and bio-inspired computing. arXiv preprint arXiv:2004.14942","author":"A. Mehonic","year":"2020","unstructured":"A. Mehonic et al. Memristors-from in-memory computing, deep learning acceleration, spiking neural networks, to the future of neuromorphic and bio-inspired computing. arXiv preprint arXiv:2004.14942, 2020."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/PACT52795.2021.00011","volume-title":"2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Moses William S.","year":"2021","unstructured":"William S. Moses, Lorenzo Chelini, Ruizhe Zhao, and Oleksandr Zinenko. Polygeist: Raising c to polyhedral mlir. In 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 45--59, 2021."},{"key":"e_1_3_2_1_55_1","volume-title":"Pirm: Processing in racetrack memories. arXiv preprint arXiv:2108.01202","author":"Ollivier Sebastien","year":"2021","unstructured":"Sebastien Ollivier, Stephen Longofono, Prayash Dutta, Jingtong Hu, Sanjukta Bhanja, and Alex K Jones. Pirm: Processing in racetrack memories. arXiv preprint arXiv:2108.01202, 2021."},{"issue":"1","key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/LCA.2023.3261136","article-title":"Efficient scheduling and code generation for deep learning model training on near-data processing memory","volume":"22","author":"Park Jueon","year":"2023","unstructured":"Jueon Park and Hyojin Sung. Xla-ndp: Efficient scheduling and code generation for deep learning model training on near-data processing memory. IEEE Computer Architecture Letters, 22(1):61--64, 2023.","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1109\/ISSCC.1997.585348","volume-title":"IEEE Int. Solids-State Circuits Conference. Digest of Technical Papers","author":"Patterson David","year":"1997","unstructured":"David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm, Kimberley Keeton, Christoforos Kozyrakis, Randi Thomas, and Katherine Yelick. Intelligent ram (iram): Chips that remember and compute. In IEEE Int. Solids-State Circuits Conference. Digest of Technical Papers, pages 224--225. IEEE, 1997."},{"key":"e_1_3_2_1_58_1","first-page":"1","volume-title":"Hybrid memory cube (hmc). In 2011 IEEE Hot chips 23 symposium (HCS)","author":"Pawlowski J Thomas","year":"2011","unstructured":"J Thomas Pawlowski. Hybrid memory cube (hmc). In 2011 IEEE Hot chips 23 symposium (HCS), pages 1--24. IEEE, 2011."},{"key":"e_1_3_2_1_59_1","volume-title":"X-time: An in-memory engine for accelerating machine learning on tabular data with cams. arXiv preprint arXiv:2304.01285","author":"Giacomo Pedretti","year":"2023","unstructured":"Giacomo Pedretti et al. X-time: An in-memory engine for accelerating machine learning on tabular data with cams. arXiv preprint arXiv:2304.01285, 2023."},{"key":"e_1_3_2_1_60_1","first-page":"1275","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA)","author":"Peng Xiangjun","year":"2023","unstructured":"Xiangjun Peng, Yaohua Wang, and Ming-Chang Yang. Chopper: A compiler infrastructure for programmable bit-serial simd processing using memory in dram. In International Symposium on High-Performance Computer Architecture (HPCA), pages 1275--1288. IEEE, 2023."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/MASCOTS.2019.00046","volume-title":"2019 IEEE 27th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)","author":"Pohl Angela","year":"2019","unstructured":"Angela Pohl, Biagio Cosenza, and Ben Juurlink. Portable cost modeling for auto-vectorizers. In 2019 IEEE 27th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), pages 359--369. IEEE, 2019."},{"key":"e_1_3_2_1_62_1","first-page":"185","volume-title":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","volume":"2","author":"Qu Songyun","year":"2024","unstructured":"Songyun Qu, Shixin Zhao, Bing Li, Yintao He, Xuyi Cai, Lei Zhang, and Ying Wang. Cim-mlc: A multi-level compilation stack for computing-in-memory accelerators. In Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2, pages 185--200, 2024."},{"key":"e_1_3_2_1_63_1","article-title":"Dt2cam: A decision tree to content addressable memory framework","author":"Mariam Rakka","year":"2023","unstructured":"Mariam Rakka et al. Dt2cam: A decision tree to content addressable memory framework. IEEE Transactions on Emerging Topics in Computing, 2023.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_1_64_1","first-page":"1","volume-title":"Survey and benchmarking of machine learning accelerators. In 2019 IEEE high performance extreme computing conference (HPEC)","author":"Reuther Albert","year":"2019","unstructured":"Albert Reuther, Peter Michaleas, Michael Jones, Vijay Gadepally, Siddharth Samsi, and Jeremy Kepner. Survey and benchmarking of machine learning accelerators. In 2019 IEEE high performance extreme computing conference (HPEC), pages 1--9. IEEE, 2019."},{"key":"e_1_3_2_1_65_1","volume-title":"Google Res","author":"Sabne Amit","year":"2020","unstructured":"Amit Sabne. Xla: Compiling machine learning for peak performance. Google Res, 2020."},{"issue":"7","key":"e_1_3_2_1_66_1","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1038\/s41565-020-0655-z","article-title":"Memory devices and applications for in-memory computing","volume":"15","author":"Sebastian Abu","year":"2020","unstructured":"Abu Sebastian, Manuel Le Gallo, Riduan Khaddam-Aljameh, and Evangelos Eleftheriou. Memory devices and applications for in-memory computing. Nature nanotechnology, 15(7):529--544, 2020.","journal-title":"Nature nanotechnology"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/3123939.3124544","volume-title":"Proc. of the IEEE\/ACM International Symposium on Microarchitecture","author":"Ambit V. Seshadri","year":"2017","unstructured":"V. Seshadri et al. Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology. In Proc. of the IEEE\/ACM International Symposium on Microarchitecture, pages 273--287, 2017."},{"issue":"3","key":"e_1_3_2_1_68_1","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/3007787.3001139","article-title":"A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","volume":"44","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R Stanley Williams, and Vivek Srikumar. Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Computer Architecture News, 44(3):14--26, 2016.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_69_1","volume-title":"Pimflow: Compiler and runtime support for cnn models on processing-in-memory dram. page 249--262","author":"Shin Yongwon","year":"2023","unstructured":"Yongwon Shin, Juseong Park, Sungjun Cho, and Hyojin Sung. Pimflow: Compiler and runtime support for cnn models on processing-in-memory dram. page 249--262, 2023."},{"key":"e_1_3_2_1_70_1","article-title":"An automated end-to-end machine learning optimizing compiler for computing-in-memory","author":"Siemieniuk Adam","year":"2021","unstructured":"Adam Siemieniuk, Lorenzo Chelini, Asif Ali Khan, Jeronimo Castrillon, Andi Drebes, Henk Corporaal, Tobias Grosser, and Martin Kong. Occ: An automated end-to-end machine learning optimizing compiler for computing-in-memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"crossref","first-page":"608","DOI":"10.1109\/DSD.2018.00106","volume-title":"2018 21st Euromicro Conference on Digital System Design (DSD)","author":"Singh Gagandeep","year":"2018","unstructured":"Gagandeep Singh, Lorenzo Chelini, Stefano Corda, Ahsan Javed Awan, Sander Stuijk, Roel Jordans, Henk Corporaal, and Albert-Jan Boonstra. A review of near-memory computing architectures: Opportunities and challenges. In 2018 21st Euromicro Conference on Digital System Design (DSD), pages 608--617. IEEE, 2018."},{"key":"e_1_3_2_1_72_1","volume-title":"Automatic creation of high-bandwidth memory architectures from domain-specific languages: The case of computational fluid dynamics. ACM Trans. Reconfigurable Technol. Syst., 16(2), mar","author":"Soldavini Stephanie","year":"2023","unstructured":"Stephanie Soldavini, Karl Friebel, Mattia Tibaldi, Gerald Hempel, Jeronimo Castrillon, and Christian Pilato. Automatic creation of high-bandwidth memory architectures from domain-specific languages: The case of computational fluid dynamics. ACM Trans. Reconfigurable Technol. Syst., 16(2), mar 2023."},{"issue":"1","key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1109\/TC.1970.5008902","article-title":"A logic-in-memory computer","volume":"100","author":"Stone Harold S","year":"1970","unstructured":"Harold S Stone. A logic-in-memory computer. IEEE Transactions on Computers, 100(1):73--78, 1970.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_74_1","first-page":"1","volume-title":"Upmem processing in-memory (pim): Ultra-efficient acceleration for data-intensive applications. In 2022 UPMEM PIM Tech paper v2.7","year":"2022","unstructured":"Upmem. Upmem processing in-memory (pim): Ultra-efficient acceleration for data-intensive applications. In 2022 UPMEM PIM Tech paper v2.7, pages 1--22, 2022."},{"key":"e_1_3_2_1_75_1","first-page":"1602","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Vadivel Kanishkan","year":"2020","unstructured":"Kanishkan Vadivel, Lorenzo Chelini, Ali BanaGozar, Gagandeep Singh, Stefano Corda, Roel Jordans, and Henk Corporaal. Tdo-cim: transparent detection and offloading for computation in-memory. In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1602--1605. IEEE, 2020."},{"issue":"5","key":"e_1_3_2_1_76_1","doi-asserted-by":"crossref","first-page":"946","DOI":"10.1145\/1086642.1086646","article-title":"An accurate cost model for guiding data locality transformations","volume":"27","author":"Vera Xavier","year":"2005","unstructured":"Xavier Vera, Jaume Abella, Josep Llosa, and Antonio Gonz\u00e1lez. An accurate cost model for guiding data locality transformations. ACM Trans. Program. Lang. Syst., 27(5):946--987, sep 2005.","journal-title":"ACM Trans. Program. Lang. Syst."},{"issue":"4","key":"e_1_3_2_1_77_1","doi-asserted-by":"crossref","first-page":"1037","DOI":"10.1109\/JSSC.2022.3232601","article-title":"A charge domain sram compute-in-memory macro with c-2c ladder-based 8-bit mac unit in 22-nm finfet process for edge inference","volume":"58","author":"Wang H.","year":"2023","unstructured":"H. Wang, R. Liu, R. Dorrance, D. Dasalukunte, D. Lake, and B. Carlton. A charge domain sram compute-in-memory macro with c-2c ladder-based 8-bit mac unit in 22-nm finfet process for edge inference. IEEE Journal of Solid-State Circuits, 58(4):1037--1050, 2023.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_78_1","first-page":"359","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","volume":"3","author":"Wang Zhengrong","year":"2023","unstructured":"Zhengrong Wang, Christopher Liu, Aman Arora, Lizy John, and Tony Nowatzki. Infinity stream: Portable and programmer-friendly in-\/near-memory fusion. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3, ASPLOS 2023, page 359--375, 2023."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1109\/ISLPED.2013.6629318","volume-title":"Int. Symp. on Low Power Electronics and Design (ISLPED)","author":"Y. Wang","year":"2013","unstructured":"Y. Wang et al. An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices. In Int. Symp. on Low Power Electronics and Design (ISLPED), pages 329--334, 2013."},{"issue":"04","key":"e_1_3_2_1_80_1","doi-asserted-by":"crossref","first-page":"452","DOI":"10.1109\/71.97902","article-title":"A loop transformation theory and an algorithm to maximize parallelism","volume":"2","author":"Wolf Michael E","year":"1991","unstructured":"Michael E Wolf and Monica S Lam. A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel & Distributed Systems, 2(04):452--471, 1991.","journal-title":"IEEE Transactions on Parallel & Distributed Systems"},{"key":"e_1_3_2_1_81_1","volume-title":"A domain-specific language and compiler for computation-in-memory skeletons. page 71--76","author":"Yu Jintao","year":"2017","unstructured":"Jintao Yu, Tom Hogervorst, and Razvan Nane. A domain-specific language and compiler for computation-in-memory skeletons. page 71--76, 2017."}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4","location":"Hilton La Jolla Torrey Pines La Jolla CA USA","acronym":"ASPLOS '24","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3622781.3674189","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3622781.3674189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:04Z","timestamp":1750178224000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3622781.3674189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":81,"alternative-id":["10.1145\/3622781.3674189","10.1145\/3622781"],"URL":"https:\/\/doi.org\/10.1145\/3622781.3674189","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2025-04-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}