{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:09:18Z","timestamp":1750219758866,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,27]],"date-time":"2024-04-27T00:00:00Z","timestamp":1714176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4405105"],"award-info":[{"award-number":["2023YFB4405105"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Innovation Program of the Institute of Computing Technology, Chinese Academy of Sciences","award":["E261100"],"award-info":[{"award-number":["E261100"]}]},{"name":"Major Program of the National Natural Science Foundation of China","award":["62090023"],"award-info":[{"award-number":["62090023"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,27]]},"DOI":"10.1145\/3622781.3698899","type":"proceedings-article","created":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T15:31:01Z","timestamp":1744299061000},"page":"142-154","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hassert: Hardware Assertion-Based Verification Framework with FPGA Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-3280-9939","authenticated-orcid":false,"given":"Ziqing","family":"Zhang","sequence":"first","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"},{"name":"University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7731-9154","authenticated-orcid":false,"given":"Weijie","family":"Weng","sequence":"additional","affiliation":[{"name":"Xiamen University of Technology, Xiamen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9699-1958","authenticated-orcid":false,"given":"Yaning","family":"Li","sequence":"additional","affiliation":[{"name":"University College Dublin, Dublin, Ireland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1725-2750","authenticated-orcid":false,"given":"Lijia","family":"Cai","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3792-3773","authenticated-orcid":false,"given":"Haoyu","family":"Wang","sequence":"additional","affiliation":[{"name":"Zhejiang University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5370-4464","authenticated-orcid":false,"given":"David","family":"Boland","sequence":"additional","affiliation":[{"name":"The University of Sydney, Sydney, Australia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6565-5276","authenticated-orcid":false,"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"},{"name":"University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8461-0820","authenticated-orcid":false,"given":"Kan","family":"Shi","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"},{"name":"University of Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,4,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/github.com\/MikePopoloski\/slang","author":"Language Services SystemVerilog","year":"2015","unstructured":"slang - SystemVerilog Language Services. https:\/\/github.com\/MikePopoloski\/slang, 2015."},{"key":"e_1_3_2_1_2_1","volume-title":"https:\/\/github.com\/chipsalliance\/Surelog","author":"The Surelog","year":"2017","unstructured":"The Surelog project. https:\/\/github.com\/chipsalliance\/Surelog, 2017."},{"key":"e_1_3_2_1_3_1","volume-title":"https:\/\/github.com\/dalance\/sv-parser","author":"The","year":"2017","unstructured":"The sv-parser project. https:\/\/github.com\/dalance\/sv-parser, 2017."},{"key":"e_1_3_2_1_4_1","volume-title":"https:\/\/github.com\/chipsalliance\/sv-tests","author":"SystemVerilog Tester The","year":"2017","unstructured":"The SystemVerilog Tester. https:\/\/github.com\/chipsalliance\/sv-tests, 2017."},{"key":"e_1_3_2_1_5_1","volume-title":"https:\/\/github.com\/NJU-ProjectN\/am-kernels\/tree\/master\/benchmarks\/microbench","author":"Benchmarks","year":"2021","unstructured":"Benchmarks for CPU correctness and performance testing. https:\/\/github.com\/NJU-ProjectN\/am-kernels\/tree\/master\/benchmarks\/microbench, 2021."},{"key":"e_1_3_2_1_6_1","first-page":"05","article-title":"A Survey of Computer Architecture Simulation Techniques and Tools. IEEE Access","author":"Akram Ayaz","year":"2019","unstructured":"Ayaz Akram and Lina Sawalha. A Survey of Computer Architecture Simulation Techniques and Tools. IEEE Access, PP:1--1, 05 2019.","journal-title":"PP:1--1"},{"key":"e_1_3_2_1_7_1","first-page":"65","volume-title":"Mohamed Abdelsalam. System Verilog Assertions Synthesis Based Compiler. In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV)","author":"Amin Omar","year":"2016","unstructured":"Omar Amin, Youssef Ramzy, Omar Ibrahem, Ahmed Fouad, Khaled Mohamed, and Mohamed Abdelsalam. System Verilog Assertions Synthesis Based Compiler. In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV), pages 65--70, 2016."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3372491","article-title":"Feel Free to Interrupt: Safe Task Stopping to Enable FPGA Checkpointing and Context switching","volume":"13","author":"Attia Sameh","year":"2020","unstructured":"Sameh Attia and Vaughn Betz. Feel Free to Interrupt: Safe Task Stopping to Enable FPGA Checkpointing and Context switching. ACM Transactions on Reconfigurable Technology and Systems, 13:1--27, 02 2020.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"e_1_3_2_1_10_1","first-page":"175","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Attia Sameh","year":"2020","unstructured":"Sameh Attia and Vaughn Betz. StateMover: Combining simulation and hardware execution for efficient FPGA debugging. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pages 175--185, 2020."},{"key":"e_1_3_2_1_11_1","first-page":"206","volume-title":"Attia and Vaughn Betz. StateReveal: Enabling Checkpointing of FPGA Designs with Buried State. In 2020 International Conference on Field-Programmable Technology (ICFPT)","author":"Sameh","year":"2020","unstructured":"Sameh Attia and Vaughn Betz. StateReveal: Enabling Checkpointing of FPGA Designs with Buried State. In 2020 International Conference on Field-Programmable Technology (ICFPT), pages 206--214, 12 2020."},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. Int. Conf. on VLSI","author":"Banerjee S.","year":"2012","unstructured":"S. Banerjee and T. Gupta. Efficient online RTL debugging methodology for logic emulation systems. In Proc. Int. Conf. on VLSI, 2012."},{"key":"e_1_3_2_1_13_1","volume-title":"2014 IEEE International Symposium on Workload Characterization","author":"Shao Gu-Yeon Wei Sophia Yakun","year":"2014","unstructured":"Sophia Yakun Shao Gu-Yeon Wei Brandon Reagen, Robert Adolf and David Brooks. MachSuite: Benchmarks for accelerator design and customized architectures. In 2014 IEEE International Symposium on Workload Characterization, 2014."},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"Proceedings of the Design Automation & Test in Europe Conference","volume":"2","author":"Das Sayantan","year":"2006","unstructured":"Sayantan Das, Rizi Mohanty, Pallab Dasgupta, and Partha Pratim Chakrabarti. Synthesis of system verilog assertions. In Proceedings of the Design Automation & Test in Europe Conference, volume 2, pages 1--6. IEEE, 2006."},{"volume-title":"Sidewinder board product manual. https:\/\/fidus.com\/products\/sidewinder\/","year":"2022","key":"e_1_3_2_1_15_1","unstructured":"Fidus. Sidewinder board product manual. https:\/\/fidus.com\/products\/sidewinder\/, 2022."},{"key":"e_1_3_2_1_16_1","volume-title":"Wilson Research Group Functional Verification Study","author":"Foster Harry","year":"2020","unstructured":"Harry Foster. Wilson Research Group Functional Verification Study 2020. White Paper. Wilson Research Group and Mentor, A Siemens Business, 2020."},{"key":"e_1_3_2_1_17_1","volume-title":"Exploring coremark a benchmark maximizing simplicity and efficacy","author":"Gal-On Shay","year":"2012","unstructured":"Shay Gal-On and Markus Levy. Exploring coremark a benchmark maximizing simplicity and efficacy. The Embedded Microprocessor Benchmark Consortium, 2012."},{"issue":"1","key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1145\/2786763.2694366","article-title":"Specs: A lightweight runtime mechanism for protecting software from security-critical processor bugs","volume":"43","author":"Hicks Matthew","year":"2015","unstructured":"Matthew Hicks, Cynthia Sturton, Samuel T. King, and Jonathan M. Smith. Specs: A lightweight runtime mechanism for protecting software from security-critical processor bugs. SIGARCH Comput. Archit. News, 43(1):517--529, mar 2015.","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"7","key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","first-page":"1193","DOI":"10.1109\/TCAD.2016.2618862","article-title":"Transparent in-circuit assertions for fpgas","volume":"36","author":"Hung Eddie","year":"2016","unstructured":"Eddie Hung, Tim Todman, and Wayne Luk. Transparent in-circuit assertions for fpgas. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36(7):1193--1202, 2016.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"volume-title":"Verification.","year":"2015","key":"e_1_3_2_1_20_1","unstructured":"Intel. Quartus prime handbook volume 3: Verification. 2015."},{"key":"e_1_3_2_1_21_1","first-page":"29","volume-title":"Krste Asanovic. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"Karandikar Sagar","year":"2018","unstructured":"Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanovic. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA), pages 29--42, 2018."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS-EERC.2009.19"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.71"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"e_1_3_2_1_25_1","first-page":"188","volume-title":"Proceedings of the ACM\/SIGDA 15th International Symposium on Field Programmable Gate Arrays (FPGA)","author":"Koch Dirk","year":"2007","unstructured":"Dirk Koch, Christian Haubelt, and J\u00fcrgen Teich. Efficient hardware checkpointing: Concepts, overhead analysis, and implementation. In Proceedings of the ACM\/SIGDA 15th International Symposium on Field Programmable Gate Arrays (FPGA), pages 188--196, 2007."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), page 946--962","author":"Ma Jiacheng","year":"2022","unstructured":"Jiacheng Ma, Gefei Zuo, Kevin Loughlin, Haoyang Zhang, Andrew Quinn, and Baris Kasikci. Debugging in the Brave New World of Re-configurable Hardware. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), page 946--962, 2022."},{"key":"e_1_3_2_1_27_1","first-page":"1","volume-title":"International Conference on Field-Programmable Technology (ICFPT)","author":"Manev Kristiyan","year":"2022","unstructured":"Kristiyan Manev, Joseph Powell, Kaspar Matas, and Dirk Koch. byte-man: A Bitstream Manipulation Framework. In International Conference on Field-Programmable Technology (ICFPT), pages 1--9, 2022."},{"key":"e_1_3_2_1_28_1","unstructured":"Nurita Mohamad Chia Yee Ooi Jwing Teh Norlina Paraman Hasliza Hassan and Nordinah Ismail. FPGA-Assisted Assertion-Based Verification Platform. Journal of Telecommunication Electronic and Computer Engineering (JTEC) 12(1):15--24 2020."},{"key":"e_1_3_2_1_29_1","first-page":"518","volume-title":"Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)","author":"Patterson Cameron","year":"2011","unstructured":"Cameron Patterson and Stephen Craven. Improved abstractions and turnaround time for FPGA design validation and debug. In Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), pages 518--523, 2011."},{"key":"e_1_3_2_1_30_1","first-page":"15","volume-title":"Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE)","author":"Pellauer Michael","year":"2005","unstructured":"Michael Pellauer, Mieszko Lis, Don Baltus, and Rishiyur Nikhil. Synthesis of synchronous assertions with guarded atomic actions. In Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE), pages 15--24, 2005."},{"key":"e_1_3_2_1_31_1","first-page":"784","volume-title":"Proceedings of the 2005 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Daniel","year":"2005","unstructured":"Daniel L. Rosenband and Arvind. Hardware synthesis from guarded atomic actions with performance specifications. In Proceedings of the 2005 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), page 784--791. IEEE Computer Society, 2005."},{"key":"e_1_3_2_1_32_1","first-page":"209","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA)","author":"Shi Kan","year":"2023","unstructured":"Kan Shi, Shuoxiang Xu, Yuhan Diao, David Boland, and Yungang Bao. ENCORE: Efficient architecture verification framework with FPGA acceleration. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), page 209--219, 2023."},{"key":"e_1_3_2_1_33_1","volume-title":"Verilator: Open-source SystemVerilog simulator and lint system. https:\/\/github.com\/verilator\/verilator","author":"Snyder Wilson","year":"2021","unstructured":"Wilson Snyder. Verilator: Open-source SystemVerilog simulator and lint system. https:\/\/github.com\/verilator\/verilator, 2021."},{"key":"e_1_3_2_1_34_1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1007\/978-3-319-16214-0_42","volume-title":"Applied Reconfigurable Computing","author":"Takamaeda-Yamazaki Shinya","year":"2015","unstructured":"Shinya Takamaeda-Yamazaki. Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL. In Applied Reconfigurable Computing, volume 9040 of Lecture Notes in Computer Science, pages 451--460. Springer International Publishing, Apr 2015."},{"key":"e_1_3_2_1_35_1","volume-title":"https:\/\/github.com\/OSCPU\/NutShell","author":"The UCAS.","year":"2021","unstructured":"UCAS. The Nutshell RISC-V processor. https:\/\/github.com\/OSCPU\/NutShell, 2021."},{"key":"e_1_3_2_1_36_1","volume-title":"FPGA Dynamic and Partial Reconfiguration: Asurvey of Architectures, Methods, and Applications. ACM Computing Survey, 51(4), jul","author":"Vipin Kizheppatt","year":"2018","unstructured":"Kizheppatt Vipin and Suhaib A. Fahmy. FPGA Dynamic and Partial Reconfiguration: Asurvey of Architectures, Methods, and Applications. ACM Computing Survey, 51(4), jul 2018."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"e_1_3_2_1_38_1","volume-title":"A Survey on Assertion-Based Hardware Verification. ACM Computing Survey, 54(11s), sep","author":"Witharana Hasini","year":"2022","unstructured":"Hasini Witharana, Yangdi Lyu, Subodha Charles, and Prabhat Mishra. A Survey on Assertion-Based Hardware Verification. ACM Computing Survey, 54(11s), sep 2022."},{"volume-title":"Configuration Readback Capture in Ultrascale FPGAs","year":"2015","key":"e_1_3_2_1_39_1","unstructured":"Xilinx. Configuration Readback Capture in Ultrascale FPGAs. 2015."},{"volume-title":"Integrated logic analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf","year":"2016","key":"e_1_3_2_1_40_1","unstructured":"Xilinx. Integrated logic analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf, 2016."}],"event":{"name":"ASPLOS '24: 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Hilton La Jolla Torrey Pines La Jolla CA USA","acronym":"ASPLOS '24"},"container-title":["Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3622781.3698899","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3622781.3698899","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:04Z","timestamp":1750178224000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3622781.3698899"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,27]]},"references-count":40,"alternative-id":["10.1145\/3622781.3698899","10.1145\/3622781"],"URL":"https:\/\/doi.org\/10.1145\/3622781.3698899","relation":{},"subject":[],"published":{"date-parts":[[2024,4,27]]},"assertion":[{"value":"2025-04-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}