{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:33:33Z","timestamp":1773246813702,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","award":["EMR\/2016\/008015"],"award-info":[{"award-number":["EMR\/2016\/008015"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,25]]},"DOI":"10.1145\/3623278.3624767","type":"proceedings-article","created":{"date-parts":[[2024,2,7]],"date-time":"2024-02-07T19:28:26Z","timestamp":1707334106000},"page":"189-201","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["HIR: An MLIR-based Intermediate Representation for Hardware Accelerator Description"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7912-1089","authenticated-orcid":false,"given":"Kingshuk","family":"Majumder","sequence":"first","affiliation":[{"name":"Department of Computer Science and Automation, Indian Institute of Science, Bangalore, Karnataka, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8297-6159","authenticated-orcid":false,"given":"Uday","family":"Bondhugula","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Automation, Indian Institute of Science, Bangalore, Karnataka, India"},{"name":"PolyMage Labs, Bangalore, Karnataka, India"}]}],"member":"320","published-online":{"date-parts":[[2024,2,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228411"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2436256.2436271"},{"key":"e_1_3_2_1_4_1","unstructured":"Uday Bondhugula. 2020. High Performance Code Generation in MLIR: An Early Case Study with GEMM. arXiv:2003.00532 [cs.PF]"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385965"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_7_1","volume-title":"Progressive Raising in Multi-Level IR. In International Symposium on Code Generation and Optimization (CGO). ACM.","author":"Chelini Lorenzo","year":"2021","unstructured":"Lorenzo Chelini, Andi Drebes, Oleksandr Zinenko, Albert Cohen, Henk Corporaal, Tobias Grosser, and Nicolas Vasilache. 2021. Progressive Raising in Multi-Level IR. In International Symposium on Code Generation and Optimization (CGO). ACM."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375297"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967969"},{"key":"e_1_3_2_1_10_1","volume-title":"CIRCT: Circuit IR Compilers and Tools. https:\/\/github.com\/llvm\/circt.","author":"The CIRCT","year":"2020","unstructured":"The CIRCT community. 2020. CIRCT: Circuit IR Compilers and Tools. https:\/\/github.com\/llvm\/circt."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCS.2006.1700040"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385983"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2601097.2601174"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897824.2925892"},{"key":"e_1_3_2_1_17_1","unstructured":"Xilinx Inc. [n. d.]. Vivado High-Level Syntehsis. https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_2_1_19_1","volume-title":"Eichenberger","author":"Jin Tian","year":"2020","unstructured":"Tian Jin, Gheorghe-Teodor Bercea, Tung D. Le, Tong Chen, Gong Su, Haruki Imai, Yasushi Negishi, Anh Leu, Kevin O'Brien, Kiyokuni Kawachiya, and Alexandre E. Eichenberger. 2020. Compiling ONNX Neural Network Models Using MLIR. arXiv:2008.08272 [cs.PL]"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_22_1","volume-title":"MLIR: Scaling Compiler Infrastructure for Domain-Specific Computation. In International symposium on Code Generation and Optimization (CGO).","author":"Lattner Chris","year":"2021","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache,, and Oleksandr Zinenko. 2021. MLIR: Scaling Compiler Infrastructure for Domain-Specific Computation. In International symposium on Code Generation and Optimization (CGO)."},{"key":"e_1_3_2_1_23_1","volume-title":"MLIR: A Compiler Infrastructure for the End of Moore's Law. arXiv:2002.11054 [cs.PL]","author":"Lattner Chris","year":"2020","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. 2020. MLIR: A Compiler Infrastructure for the End of Moore's Law. arXiv:2002.11054 [cs.PL]"},{"key":"e_1_3_2_1_24_1","unstructured":"Kingshuk Majumder and Uday Bondhugula. 2021. HIR source code. https:\/\/github.com\/mcl-csa\/hir-dev"},{"key":"e_1_3_2_1_25_1","unstructured":"Kingshuk Majumder and Uday Bondhugula. 2023. Automatic multidimensional pipelining for high-level synthesis of dataflow accelerators. arXiv:2309.03203 [cs.AR]"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00028"},{"key":"e_1_3_2_1_27_1","volume-title":"d.]. MATLAB HDL Coder","unstructured":"matlab-hdl-coder [n. d.]. MATLAB HDL Coder. The MathWorks Inc. http:\/\/in.mathworks.com\/products\/hdl-coder\/\/."},{"key":"e_1_3_2_1_28_1","volume-title":"MLIR: Talks and related publications. https:\/\/mlir.llvm.org\/talks\/.","author":"MLIR.","year":"2020","unstructured":"MLIR. 2020. MLIR: Talks and related publications. https:\/\/mlir.llvm.org\/talks\/."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00011"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220583"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385974"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446712"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2004.1459818"},{"key":"e_1_3_2_1_34_1","volume-title":"Tree SSA---a new high-level optimization framework for the gnu compiler collection. (01","author":"Novillo Diego","year":"2003","unstructured":"Diego Novillo. 2003. Tree SSA---a new high-level optimization framework for the gnu compiler collection. (01 2003)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"e_1_3_2_1_36_1","first-page":"1","article-title":"Code Generation from a Domain-specific Language for C-based HLS of Hardware Accelerators. In 2014 International Conference on Hardware\/Software Codesign and System Synthesis","volume":"17","author":"Reiche Oliver","year":"2014","unstructured":"Oliver Reiche, Moritz Schmid, Frank Hannig, Richard Membarth, and J\u00fcrgen Teich. 2014. Code Generation from a Domain-specific Language for C-based HLS of Hardware Accelerators. In 2014 International Conference on Hardware\/Software Codesign and System Synthesis. Article 17, 17:1--17:10 pages.","journal-title":"Article"},{"key":"e_1_3_2_1_37_1","volume-title":"LLHD: A Multi-level Intermediate Representation for Hardware Description Languages. arXiv:2004.03494 [cs.PL]","author":"Schuiki Fabian","year":"2020","unstructured":"Fabian Schuiki, Andreas Kurth, Tobias Grosser, and Luca Benini. 2020. LLHD: A Multi-level Intermediate Representation for Hardware Description Languages. arXiv:2004.03494 [cs.PL]"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358292"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"e_1_3_2_1_40_1","unstructured":"Xilinx. 2018. User guide: 7 Series DSP48E1 Slice. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug479_7Series_DSP48E1.pdf"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","unstructured":"Zhiru Zhang Yiping Fan Wei Jiang Guoling Han Changqi Yang and Jason Cong. 2008. AutoPilot: A platform-based ESL synthesis system. 99--112. 10.1007\/978-1-4020-8588-8","DOI":"10.1007\/978-1-4020-8588-8"}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4","location":"Vancouver BC Canada","acronym":"ASPLOS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3623278.3624767","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3623278.3624767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:26Z","timestamp":1750178186000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3623278.3624767"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,25]]},"references-count":42,"alternative-id":["10.1145\/3623278.3624767","10.1145\/3623278"],"URL":"https:\/\/doi.org\/10.1145\/3623278.3624767","relation":{},"subject":[],"published":{"date-parts":[[2023,3,25]]},"assertion":[{"value":"2024-02-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}