{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:32:05Z","timestamp":1768030325333,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,11,12]],"date-time":"2023-11-12T00:00:00Z","timestamp":1699747200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,11,12]]},"DOI":"10.1145\/3624062.3624542","type":"proceedings-article","created":{"date-parts":[[2023,11,10]],"date-time":"2023-11-10T13:53:39Z","timestamp":1699624419000},"page":"547-555","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Altis-SYCL: Migrating Altis Benchmarking Suite from CUDA to SYCL for GPUs and FPGAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5399-1379","authenticated-orcid":false,"given":"Christoph","family":"Weckert","sequence":"first","affiliation":[{"name":"Technical University of Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6896-9879","authenticated-orcid":false,"given":"Leonardo","family":"Solis-Vasquez","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8073-720X","authenticated-orcid":false,"given":"Julian","family":"Oppermann","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1164-3082","authenticated-orcid":false,"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1550-7416","authenticated-orcid":false,"given":"Oliver","family":"Sinnen","sequence":"additional","affiliation":[{"name":"University of Auckland, New Zealand"}]}],"member":"320","published-online":{"date-parts":[[2023,11,12]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00084"},{"key":"e_1_3_2_2_2_1","unstructured":"BittWare. 2023. 520N Stratix 10 FPGA PCIe Board. https:\/\/www.bittware.com\/products\/520n"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2022.03.017"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926404"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00011"},{"key":"e_1_3_2_2_8_1","unstructured":"Intel. 2019. Understanding Peak Floating-Point Performance Claims. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01222-understanding-peak-floating-point-performance-claims.pdf"},{"key":"e_1_3_2_2_9_1","unstructured":"Intel. 2021. Intel DPC++ Compatibility Tool. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/dpc-compatibility-tool.html"},{"key":"e_1_3_2_2_10_1","unstructured":"Intel. 2023. DPC++ Runtime - Runtime libraries for oneAPI DPC++. https:\/\/intel.github.io\/llvm-docs\/doxygen\/classsycl_1_1__V1_1_1queue.html#abc43813da13473a0c47e92c7d334dc5a"},{"key":"e_1_3_2_2_11_1","unstructured":"Intel. 2023. Intel Agilex 7 FPGA and SoC FPGA M-Series. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/agilex\/7\/m-series.html"},{"key":"e_1_3_2_2_12_1","unstructured":"Intel. 2023. Intel Data Center GPU Max 1100. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/sku\/232876\/intel-data-center-gpu-max-1100\/specifications.html"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"crossref","unstructured":"Intel. 2023. Intel FPGA Optimization Guide for Intel oneAPI Toolkits. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/oneapi-fpga-add-on\/optimization-guide\/2023-1\/overview.html","DOI":"10.1201\/9781003393122-1"},{"key":"e_1_3_2_2_14_1","unstructured":"Intel. 2023. oneAPI: A New Era of Heterogeneous Computing. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/overview.html"},{"key":"e_1_3_2_2_15_1","unstructured":"Intel. 2023. oneMKL - Data Parallel C++ Developer Reference: oneapi::mkl::rng::philox4x32x10. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/onemkl\/developer-reference-dpcpp\/2023-1\/oneapi-mkl-rng-philox4x32x10.html"},{"key":"e_1_3_2_2_16_1","unstructured":"Intel. 2023. Samples for Intel oneAPI Toolkits. https:\/\/github.com\/oneapi-src\/oneAPI-samples"},{"key":"e_1_3_2_2_17_1","unstructured":"Intel. 2023. Why oneAPI?https:\/\/www.oneapi.io"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492805.3492817"},{"key":"e_1_3_2_2_19_1","unstructured":"Khronos Group. 2023. SYCL. https:\/\/www.khronos.org\/sycl"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/H2RC51942.2020.00007"},{"key":"e_1_3_2_2_21_1","unstructured":"NVIDIA. 2023. CUDA Toolkit v12.1.1: cuRAND. https:\/\/docs.nvidia.com\/cuda\/curand\/host-api-overview.html#generator-types"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926326"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW55747.2022.00147"},{"key":"e_1_3_2_2_24_1","unstructured":"Terasic. 2023. DE10-Agilex Development Board. https:\/\/www.terasic.com.tw\/cgi-bin\/page\/archive.pl?Language=English&CategoryNo=115&No=1252#contents"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00064"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-85665-6_38"}],"event":{"name":"SC-W 2023: Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis","location":"Denver CO USA","acronym":"SC-W 2023"},"container-title":["Proceedings of the SC '23 Workshops of the International Conference on High Performance Computing, Network, Storage, and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3624062.3624542","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3624062.3624542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T03:00:02Z","timestamp":1755745202000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3624062.3624542"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,12]]},"references-count":26,"alternative-id":["10.1145\/3624062.3624542","10.1145\/3624062"],"URL":"https:\/\/doi.org\/10.1145\/3624062.3624542","relation":{},"subject":[],"published":{"date-parts":[[2023,11,12]]},"assertion":[{"value":"2023-11-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}