{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:37:33Z","timestamp":1775666253152,"version":"3.50.1"},"reference-count":60,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2023,11,9]],"date-time":"2023-11-09T00:00:00Z","timestamp":1699488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2023,11,30]]},"abstract":"<jats:p>\n            Modern high-performance and high-bandwidth three-dimensional (3D) memories are characterized by frequent heating. Prior art suggests turning off hot channels and migrating data to the background DDR memory, incurring significant performance and energy overheads. We propose three Dynamic Thermal Management (DTM) approaches for 3D memories, reducing these overheads. The first approach,\n            <jats:italic>Rotating-channel Low-power-state-based DTM (RL-DTM)<\/jats:italic>\n            , minimizes the energy overheads by avoiding data migration. RL-DTM places 3D memory channels into low power states instead of turning them off. Since data accesses are disallowed during low power state, RL-DTM balances each channel\u2019s low-power-state duration. The second approach,\n            <jats:italic>Masked rotating-channel Low-power-state-based DTM (ML-DTM)<\/jats:italic>\n            , is a fine-grained policy that minimizes the energy-delay product (EDP) and improves the performance of RL-DTM by considering the channel access rate. The third strategy,\n            <jats:italic>Partial channel closure and ML-DTM<\/jats:italic>\n            , minimizes performance overheads of existing channel-level turn-off-based policies by closing a channel only partially and integrating ML-DTM, reducing the number of channels being turned off. We evaluate the proposed DTM policies using various mixes of SPEC benchmarks and multi-threaded workloads and observe them to significantly improve performance, energy, and EDP over state-of-the-art approaches for different 3D memory architectures.\n          <\/jats:p>","DOI":"10.1145\/3624581","type":"journal-article","created":{"date-parts":[[2023,10,5]],"date-time":"2023-10-05T15:50:31Z","timestamp":1696521031000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic Thermal Management of 3D Memory through Rotating Low Power States and Partial Channel Closure"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5312-8679","authenticated-orcid":false,"given":"Lokesh","family":"Siddhu","sequence":"first","affiliation":[{"name":"Department of CSE, Indian Institute of Technology Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4885-5055","authenticated-orcid":false,"given":"Aritra","family":"Bagchi","sequence":"additional","affiliation":[{"name":"Department of CSE, Indian Institute of Technology Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3711-0396","authenticated-orcid":false,"given":"Rajesh","family":"Kedia","sequence":"additional","affiliation":[{"name":"Khosla School of IT, Indian Institute of Technology Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3603-6925","authenticated-orcid":false,"given":"Isaar","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Khosla School of IT, Indian Institute of Technology Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3013-5128","authenticated-orcid":false,"given":"Shailja","family":"Pandey","sequence":"additional","affiliation":[{"name":"Department of CSE, Indian Institute of Technology Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Department of CSE, Indian Institute of Technology Delhi, India"}]}],"member":"320","published-online":{"date-parts":[[2023,11,9]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.3390\/computers7010003"},{"key":"e_1_3_2_3_2","unstructured":"ANSYS. 2013. ANSYS Icepak User\u2019s Guide."},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056047"},{"key":"e_1_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Raid Ayoub Rajib Nath and Tajana Simunic Rosing. 2013. CoMETC: Coordinated management of energy\/thermal\/cooling in servers. ACM Transactions on Design Automation of Electronic Systems (TODAES) 19 1 (2013) 1\u201328.","DOI":"10.1145\/2534381"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785565"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024745"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630039"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375575"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2974013"},{"key":"e_1_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Daniel Calvo Pablo Gonz\u00e1lez Lu\u00eds D\u00edaz H\u00e9ctor Posadas Pablo S\u00e1nchez Eugenio Villar Andrea Acquaviva and Enrico Macii. 2011. A multi-processing systems-on-chip native simulation framework for power and thermal-aware design. Journal of Low Power Electronics (JOLPE) 7 1 (2011) 2\u201316.","DOI":"10.1166\/jolpe.2011.1112"},{"key":"e_1_3_2_12_2","volume-title":"Proceedings of the IEEE International Conference on Computer Design 2015","author":"Chou Chih-Hsun","unstructured":"Chih-Hsun Chou and Laxmi N. Bhuyan. [n.d.]. A multicore vacation scheme for thermal-aware packet processing. In Proceedings of the IEEE International Conference on Computer Design 2015."},{"key":"e_1_3_2_13_2","volume-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA\u201919)","author":"Chou Chih-Hsun","year":"2019","unstructured":"Chih-Hsun Chou, Laxmi N. Bhuyan, and Daniel Wong. 2019. \\(\\mu\\) DPM: Dynamic power management for the microsecond era. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA\u201919). IEEE, 120\u2013132."},{"key":"e_1_3_2_14_2","unstructured":"Hybrid Memory Cube Consortium. 2013. Hybrid Memory Cube Specification 1.0. Retrieved June 8 2016 from http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC_Specification%201_0.pd [Online; accessed 8-June-2016]."},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393966"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2013.6704498"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785505"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.60"},{"key":"e_1_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Chenchen Fu Yingchao Zhao Minming Li and Chun Jason Xue. 2017. Maximizing common idle time on multicore processors with shared memory. IEEE Transactions on Very Large Scale Integration Systems (TVLSI) 25 7 (2017) 2095\u20132108.","DOI":"10.1109\/TVLSI.2017.2669973"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3106233"},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763053"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSimE52062.2021.9410836"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_17"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-47487-4_3"},{"key":"e_1_3_2_27_2","volume-title":"Proceedings of the Design Automation and Test in Europe (DATE\u201914)","author":"Khdr Heba","year":"2014","unstructured":"Heba Khdr, Thomas Ebi, Muhammad Shafique, and Hussam Amrouch. 2014. mDTM: Multi-objective dynamic thermal management for on-chip systems. In Proceedings of the Design Automation and Test in Europe (DATE\u201914). IEEE, 1\u20136."},{"key":"e_1_3_2_28_2","volume-title":"Proceedings of the International Conference on Very Large Data Bases (VLDB\u201915)","author":"Korkmaz Mustafa","year":"2015","unstructured":"Mustafa Korkmaz, Alexey Karyakin, Martin Karsten, and Kenneth Salem. 2015. Towards dynamic green-sizing for database servers. In Proceedings of the International Conference on Very Large Data Bases (VLDB\u201915). 25\u201336."},{"key":"e_1_3_2_29_2","volume-title":"Proceedings of the USENIX Annual Technical Conference ((USENIXATC\u201911, Portland, OR)","author":"Sueur Etienne Le","year":"2011","unstructured":"Etienne Le Sueur and Gernot Heiser. 2011. Slow down or sleep, that is the question. In Proceedings of the USENIX Annual Technical Conference ((USENIXATC\u201911, Portland, OR), USENIX Association, 16."},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3223046"},{"key":"e_1_3_2_31_2","doi-asserted-by":"crossref","unstructured":"Sukhan Lee Hyunyoon Cho Young Hoon Son Yuhwan Ro Nam Sung Kim and Jung Ho Ahn. 2018. Leveraging power-performance relationship of energy-efficient modern DRAM devices. IEEE Access 6 (2018) 31387\u201331398.","DOI":"10.1109\/ACCESS.2018.2845861"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062197"},{"key":"e_1_3_2_33_2","volume-title":"Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915)","author":"Liao Chien-Hui","unstructured":"Chien-Hui Liao, Charles H.-P. Wen, and Krishnendu Chakrabarty. 2015. An online thermal-constrained task scheduler for 3D multi-core processors. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915). 351\u2013356."},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00028"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2844365"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0046"},{"key":"e_1_3_2_37_2","article-title":"Synergy of dynamic frequency scaling and demotion on DRAM power management: Models and optimizations","author":"Lu Yanchao","year":"2014","unstructured":"Yanchao Lu, Bingsheng He, Xueyan Tang, and Minyi Guo. 2014. Synergy of dynamic frequency scaling and demotion on DRAM power management: Models and optimizations. IEEE Trans. Comput. (TC\u201914). 64, 8 (2014), 2367\u20132381.","journal-title":"IEEE Trans. Comput. (TC\u201914)"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2409847"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176545"},{"key":"e_1_3_2_40_2","unstructured":"Micron. 2023. HBM2E. Retrieved February 5 2023 from https:\/\/www.micron.com\/products\/ultra-bandwidth-solutions\/hbm2."},{"key":"e_1_3_2_41_2","unstructured":"Micron Technology. 2010. MT41J256M4JP-15E Datasheet."},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063110"},{"key":"e_1_3_2_44_2","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski. 2011. Hybrid Memory Cube (HMC). Retrieved from https:\/\/old.hotchips.org\/wp-content\/uploads\/hc_archives\/hc23\/HC23.18.3-memory-FPGA\/HC23.18.320-HybridCube-Pawlowski-Micron.pd","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898031"},{"key":"e_1_3_2_46_2","doi-asserted-by":"crossref","unstructured":"Mohammad Sadrosadati Seyed Borna Ehsani Hajar Falahati Rachata Ausavarungnirun Arash Tavakkol Mojtaba Abaee Lois Orosa Yaohua Wang Hamid Sarbazi-Azad and Onur Mutlu. 2019. ITAP: Idle-time-aware power management for GPU execution units. ACM Transactions on Architecture and Code Optimization (TACO) 16 1 (2019) 1\u201326.","DOI":"10.1145\/3291606"},{"key":"e_1_3_2_47_2","article-title":"Leakage-aware dynamic thermal management of 3D memories","author":"Siddhu Lokesh","year":"2020","unstructured":"Lokesh Siddhu, Rajesh Kedia, and Preeti Ranjan Panda. 2020. Leakage-aware dynamic thermal management of 3D memories. ACM Trans. Des. Autom. Electr. Syst. (TODAES) 26, 2 (2020), 1\u201331.","journal-title":"ACM Trans. Des. Autom. Electr. Syst. (TODAES)"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774743"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715091"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3358208"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1036"},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618802"},{"key":"e_1_3_2_53_2","unstructured":"Micron Technology. 2018. High bandwidth memory with ECC. Retrieved from https:\/\/media-www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/hbm2e\/8gb_and_16gb_hbm2e_dram.pdf"},{"key":"e_1_3_2_54_2","doi-asserted-by":"crossref","unstructured":"Ishan G. Thakkar Sudeep Pasricha et\u00a0al. 2018. LIBRA: Thermal and process variation aware reliability management in photonic networks-on-chip. IEEE Transactions on Multi-Scale Computing Systems (TMSCS) 4 4 (2018) 758\u2013772.","DOI":"10.1109\/TMSCS.2018.2846274"},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.334"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351584"},{"key":"e_1_3_2_57_2","doi-asserted-by":"crossref","unstructured":"Changho Yoon Jae Hoon Shim Byungin Moon and Joonho Kong. 2018. 3D die-stacked DRAM thermal management via task allocation and core pipeline control. The Institute of Electronics Information and Communication Engineers (IEICE) Electronics Express 15 3 (2018) 20171253\u201320171253.","DOI":"10.1587\/elex.15.20171253"},{"key":"e_1_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.067"},{"key":"e_1_3_2_59_2","volume-title":"HotSpot 6.0: Validation, Acceleration and Extension","author":"Zhang Runjie","year":"2015","unstructured":"Runjie Zhang, Mircea R. Stan, and Kevin Skadron. 2015. HotSpot 6.0: Validation, Acceleration and Extension. Technical Report CS-2015-04. University of Virginia."},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2439698"},{"key":"e_1_3_2_61_2","doi-asserted-by":"crossref","unstructured":"Changyun Zhu Zhenyu Gu Li Shang Robert P. Dick and Russ Joseph. 2008. Three-dimensional chip-multiprocessor run-time thermal management. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 27 8 (2008) 1479\u20131492.","DOI":"10.1109\/TCAD.2008.925793"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3624581","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3624581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:46Z","timestamp":1750268986000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3624581"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,9]]},"references-count":60,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,11,30]]}},"alternative-id":["10.1145\/3624581"],"URL":"https:\/\/doi.org\/10.1145\/3624581","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11,9]]},"assertion":[{"value":"2023-03-31","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-08-27","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-11-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}