{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:54Z","timestamp":1750309134235,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,9,21]],"date-time":"2023-09-21T00:00:00Z","timestamp":1695254400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,9,21]]},"DOI":"10.1145\/3625223.3649266","type":"proceedings-article","created":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T15:03:43Z","timestamp":1718982223000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["The Impact of Heterogeneous Logic on Adders and Multipliers in VTR"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-7504-1243","authenticated-orcid":false,"given":"Navid","family":"Jafarof","sequence":"first","affiliation":[{"name":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2764-823X","authenticated-orcid":false,"given":"Kenneth B.","family":"Kent","sequence":"additional","affiliation":[{"name":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"volume-title":"Architecture and CAD for deep-submicron FPGAs","author":"Betz Vaughn","key":"e_1_3_2_1_2_1","unstructured":"Vaughn Betz, Jonathan Rose, and Alexander Marquardt. 2012. Architecture and CAD for deep-submicron FPGAs. Vol. 497. Springer Science & Business Media."},{"key":"e_1_3_2_1_3_1","volume-title":"Computer Aided Verification: 22nd International Conference, CAV 2010, Edinburgh, UK, July 15-19, 2010. Proceedings 22","author":"Brayton Robert","year":"2010","unstructured":"Robert Brayton and Alan Mishchenko. 2010. ABC: An academic industrial-strength verification tool. In Computer Aided Verification: 22nd International Conference, CAV 2010, Edinburgh, UK, July 15-19, 2010. Proceedings 22. Springer, 24--40."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"e_1_3_2_1_5_1","volume-title":"International Conference on Field Programmable Logic and Applications","author":"Jamieson Peter","year":"2005","unstructured":"Peter Jamieson and Jonathan Rose. 2005. A verilog RTL synthesis tool for heterogeneous FPGAs. In International Conference on Field Programmable Logic and Applications, 2005. IEEE, 305--310."},{"key":"e_1_3_2_1_6_1","volume-title":"Heterogeneous Logic Implementation for Adders in VTR. In 2021 IEEE International Workshop on Rapid System Prototyping (RSP). IEEE, 57--63","author":"Kaur Harpreet","year":"2021","unstructured":"Harpreet Kaur, Georgiy Krylov, Seyed Alireza Damghani, and Kenneth B Kent. 2021. Heterogeneous Logic Implementation for Adders in VTR. In 2021 IEEE International Workshop on Rapid System Prototyping (RSP). IEEE, 57--63."},{"key":"e_1_3_2_1_7_1","volume-title":"2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 40--43","author":"Krylov Georgiy","year":"2020","unstructured":"Georgiy Krylov, Jean-Philippe Legault, and Kenneth B Kent. 2020. Hard and soft logic trade-offs for multipliers in vtr. In 2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 40--43."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650384"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_1_11_1","volume-title":"2013 International Symposium on Rapid System Prototyping (RSP). IEEE, 16--22","author":"Nasartschuk Konstantin","year":"2013","unstructured":"Konstantin Nasartschuk, Kenneth B Kent, and Rainer Herpers. 2013. Visual exploration of changing FPGA architectures in the VTR project. In 2013 International Symposium on Rapid System Prototyping (RSP). IEEE, 16--22."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings. 34th International Symposium on Multiple-Valued Logic. IEEE, 2--5.","author":"Rose Jonathan","year":"2004","unstructured":"Jonathan Rose. 2004. Hard vs. soft: the central question of pre-fabricated silicon. In Proceedings. 34th International Symposium on Multiple-Valued Logic. IEEE, 2--5."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"Julie Rose Jason Luu ChiWai Yu Opal Densmore Jeffrey Goeders Andrew Somerville Kenneth Kent Peter Jamieson and Jason Anderson. 2012. The VTR project: architecture and CAD for FPGAs from verilog to routing. 77--86. 10.1145\/2145694.2145708","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_14_1","unstructured":"Sen Wang. 2013. The improvement of the vtr project by using carry-chains and power specification. (2013)."}],"event":{"name":"RSP '23: 34th International Workshop on Rapid System Prototyping","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS"],"location":"Hamburg Germany","acronym":"RSP '23"},"container-title":["Proceedings of the 34th International Workshop on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3625223.3649266","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3625223.3649266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:50:03Z","timestamp":1750287003000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3625223.3649266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,21]]},"references-count":14,"alternative-id":["10.1145\/3625223.3649266","10.1145\/3625223"],"URL":"https:\/\/doi.org\/10.1145\/3625223.3649266","relation":{},"subject":[],"published":{"date-parts":[[2023,9,21]]},"assertion":[{"value":"2024-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}