{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:35:42Z","timestamp":1764333342037,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2019YFB2204800"],"award-info":[{"award-number":["2019YFB2204800"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["U19A2074, 61931008, 61874102, 62141415"],"award-info":[{"award-number":["U19A2074, 61931008, 61874102, 62141415"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"CAS Project for Young Scientists in Basic Research","award":["YSBR-029k"],"award-info":[{"award-number":["YSBR-029k"]}]},{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDB44000000"],"award-info":[{"award-number":["XDB44000000"]}]},{"name":"Information Science Laboratory Center of USTC for the hardware & software services"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,11,30]]},"abstract":"<jats:p>Some field programmable gate arrays (FPGAs) can be partially dynamically reconfigurable with heterogeneous resources distributed on the chip. FPGA-based partially dynamically reconfigurable system (FPGA-PDRS) can be used to accelerate computing and improve computing flexibility. However, the traditional design of FPGA-PDRS is based on manual design. Implementing the automation of FPGA-PDRS needs to solve the problems of task modules partitioning, scheduling, and floorplanning on heterogeneous resources. Existing works only partly solve problems for the automation process of FPGA-PDRS or model homogeneous resources for FPGA-PDRS. To better solve the problems in the automation process of FPGA-PDRS and narrow the gap between algorithm and application, in this paper, we propose a complete workflow including three parts: pre-processing to generate the lists of task module candidate shapes according to the resource requirements, exploration process to search the solution of task modules partitioning, scheduling, and floorplanning, and post-optimization to improve the floorplan success rate. Experimental results show that, compared with state-of-the-art work, the pre-processing process can reduce the occupied area of task modules by 6% on average; the proposed complete workflow can improve performance by 9.6%, and reduce communication cost by 14.2% with improving the resources reuse rate of the heterogeneous resources on the chip. Based on the solution generated by the exploration process, the post-optimization process can improve the floorplan success rate by 11%.<\/jats:p>","DOI":"10.1145\/3625295","type":"journal-article","created":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T08:00:33Z","timestamp":1695715233000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Task Modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5939-7346","authenticated-orcid":false,"given":"Bo","family":"Ding","sequence":"first","affiliation":[{"name":"University of Science and Technology of China, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4256-5643","authenticated-orcid":false,"given":"Jinglei","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China; Institute of Artificial Intelligence, Hefei Comprehensive National Science Center, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8810-3172","authenticated-orcid":false,"given":"Junpeng","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0375-9800","authenticated-orcid":false,"given":"Qi","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0341-3428","authenticated-orcid":false,"given":"Song","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China;, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5487-6855","authenticated-orcid":false,"given":"Yi","family":"Kang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China;, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,10,28]]},"reference":[{"issue":"6","key":"e_1_3_1_2_2","first-page":"1","article-title":"A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications","volume":"52","author":"Liu Leibo","year":"2019","unstructured":"Leibo Liu, Jianfeng Zhu, Zhaoshi Li, Yanan Lu, Yangdong Deng, Jie Han, Shouyi Yin, and Shaojun Wei. 2019. A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications. ACM Computing Surveys (CSUR) 52, 6 (2019), 1\u201339.","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"e_1_3_1_3_2","article-title":"Reconfigurable hardware accelerators: Opportunities, trends, and challenges","author":"Wang Chao","year":"2017","unstructured":"Chao Wang, Wenqi Lou, Lei Gong, Lihui Jin, Luchao Tan, Yahui Hu, Xi Li, and Xuehai Zhou. 2017. Reconfigurable hardware accelerators: Opportunities, trends, and challenges. arXiv preprint arXiv:1712.04771 (2017).","journal-title":"arXiv preprint arXiv:1712.04771"},{"issue":"4","key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3193827","article-title":"FPGA dynamic and partial reconfiguration: A survey of architectures, methods, and applications","volume":"51","author":"Vipin Kizheppatt","year":"2018","unstructured":"Kizheppatt Vipin and Suhaib A. Fahmy. 2018. FPGA dynamic and partial reconfiguration: A survey of architectures, methods, and applications. ACM Computing Surveys (CSUR) 51, 4 (2018), 1\u201339.","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"e_1_3_1_5_2","volume-title":"Reconfigurable Computing: The Theory and Practice of FPGA-based Computation","author":"Hauck Scott","year":"2010","unstructured":"Scott Hauck and Andre DeHon. 2010. Reconfigurable Computing: The Theory and Practice of FPGA-based Computation. Elsevier."},{"key":"e_1_3_1_6_2","volume-title":"Partial Reconfiguration on FPGAs: Architectures, Tools and Applications","author":"Koch Dirk","year":"2012","unstructured":"Dirk Koch. 2012. Partial Reconfiguration on FPGAs: Architectures, Tools and Applications. Vol. 153. Springer Science & Business Media."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.104"},{"issue":"1","key":"e_1_3_1_8_2","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/TVLSI.2016.2562361","article-title":"Floorplanning automation for partial-reconfigurable FPGAs via feasible placements generation","volume":"25","author":"Rabozzi Marco","year":"2016","unstructured":"Marco Rabozzi, Gianluca Carlo Durelli, Antonio Miele, John Lillis, and Marco Domenico Santambrogio. 2016. Floorplanning automation for partial-reconfigurable FPGAs via feasible placements generation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 1 (2016), 151\u2013164.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"e_1_3_1_9_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3358202","article-title":"FLORA: Floorplan optimizer for reconfigurable areas in FPGAs","volume":"18","author":"Seyoum Biruk B.","year":"2019","unstructured":"Biruk B. Seyoum, Alessandro Biondi, and Giorgio C. Buttazzo. 2019. FLORA: Floorplan optimizer for reconfigurable areas in FPGAs. ACM Transactions on Embedded Computing Systems (TECS) 18, 5s (2019), 1\u201320.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015738"},{"issue":"4","key":"e_1_3_1_11_2","doi-asserted-by":"crossref","first-page":"474","DOI":"10.1109\/TVLSI.2022.3151402","article-title":"Fast search and efficient placement algorithm for reconfigurable tasks on modern heterogeneous FPGAs","volume":"30","author":"Yao Rui","year":"2022","unstructured":"Rui Yao, Yinhua Zhao, Yongchuan Yu, Yihe Zhao, and Xueyan Zhong. 2022. Fast search and efficient placement algorithm for reconfigurable tasks on modern heterogeneous FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30, 4 (2022), 474\u2013487.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/FCCM.2015.16","volume-title":"2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Rabozzi Marco","year":"2015","unstructured":"Marco Rabozzi, Antonio Miele, and Marco D. Santambrogio. 2015. Floorplanning for partially-reconfigurable FPGAs via feasible placements detection. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 252\u2013255."},{"key":"e_1_3_1_13_2","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/ISVLSI.2016.73","volume-title":"2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","author":"Yousuf Shaon","year":"2016","unstructured":"Shaon Yousuf and Ann Gordon-Ross. 2016. An automated hardware\/software co-design flow for partially reconfigurable FPGAs. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 30\u201335."},{"key":"e_1_3_1_14_2","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1145\/3412841.3441928","volume-title":"Proceedings of the 36th Annual ACM Symposium on Applied Computing","author":"Seyoum Biruk","year":"2021","unstructured":"Biruk Seyoum, Marco Pagani, Alessandro Biondi, and Giorgio Buttazzo. 2021. Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC. In Proceedings of the 36th Annual ACM Symposium on Applied Computing. 481\u2013490."},{"issue":"4","key":"e_1_3_1_15_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1862648.1862654","article-title":"Placement and floorplanning in dynamically reconfigurable FPGAs","volume":"3","author":"Montone Alessio","year":"2010","unstructured":"Alessio Montone, Marco D. Santambrogio, Donatella Sciuto, and Seda Ogrenci Memik. 2010. Placement and floorplanning in dynamically reconfigurable FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 3, 4 (2010), 1\u201334.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"e_1_3_1_16_2","first-page":"1","volume-title":"2006 International Conference on Field Programmable Logic and Applications","author":"Singhal Love","year":"2006","unstructured":"Love Singhal and Elaheh Bozorgzadeh. 2006. Multi-layer floorplanning on a sequence of reconfigurable designs. In 2006 International Conference on Field Programmable Logic and Applications. IEEE, 1\u20138."},{"key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"320","DOI":"10.1109\/DATE.2000.840290","volume-title":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","author":"Ganesan Satish","year":"2000","unstructured":"Satish Ganesan and Ranga Vemuri. 2000. An integrated temporal partitioning and partial reconfiguration technique for design latency improvement. In Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537). IEEE, 320\u2013325."},{"key":"e_1_3_1_18_2","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1145\/1629435.1629480","volume-title":"Proceedings of the 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis","author":"Rana Vincenzo","year":"2009","unstructured":"Vincenzo Rana, Srinivasan Murali, David Atienza, Marco Domenico Santambrogio, Luca Benini, and Donatella Sciuto. 2009. Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems. In Proceedings of the 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis. 325\u2013334."},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015739"},{"issue":"12","key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"1351","DOI":"10.1109\/TVLSI.2007.909806","article-title":"Temporal partitioning data flow graphs for dynamically reconfigurable computing","volume":"15","author":"Jiang Yung-Chuan","year":"2007","unstructured":"Yung-Chuan Jiang and Jhing-Fa Wang. 2007. Temporal partitioning data flow graphs for dynamically reconfigurable computing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15, 12 (2007), 1351\u20131361.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"e_1_3_1_21_2","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/LES.2015.2396069","article-title":"Scheduling dynamic hard real-time task sets on fully and partially reconfigurable platforms","volume":"7","author":"Saha Sangeet","year":"2015","unstructured":"Sangeet Saha, Arnab Sarkar, and Amlan Chakrabarti. 2015. Scheduling dynamic hard real-time task sets on fully and partially reconfigurable platforms. IEEE Embedded Systems Letters 7, 1 (2015), 23\u201326.","journal-title":"IEEE Embedded Systems Letters"},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1109\/IPDPSW.2016.176","volume-title":"2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"Purgato Andrea","year":"2016","unstructured":"Andrea Purgato, Davide Tantillo, Marco Rabozzi, Donatella Sciuto, and Marco D. Santambrogio. 2016. Resource-efficient scheduling for partially-reconfigurable FPGA-based systems. In 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE, 189\u2013197."},{"issue":"3","key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3403702","article-title":"Partitioning and scheduling with module merging on dynamic partial reconfigurable FPGAs","volume":"13","author":"Tang Qi","year":"2020","unstructured":"Qi Tang, Zhe Wang, Biao Guo, Li-Hua Zhu, and Ji-Bo Wei. 2020. Partitioning and scheduling with module merging on dynamic partial reconfigurable FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 13, 3 (2020), 1\u201324.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"issue":"1","key":"e_1_3_1_24_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2629639","article-title":"Microkernel architecture and hardware abstraction layer of a reliable reconfigurable real-time operating system (R3TOS)","volume":"8","author":"Iturbe Xabier","year":"2015","unstructured":"Xabier Iturbe, Khaled Benkrid, Chuan Hong, Ali Ebrahim, Raul Torrego, and Tughrul Arslan. 2015. Microkernel architecture and hardware abstraction layer of a reliable reconfigurable real-time operating system (R3TOS). ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8, 1 (2015), 1\u201335.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1007\/978-3-319-16214-0_7","volume-title":"Applied Reconfigurable Computing: 11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings 11","author":"Happe Markus","year":"2015","unstructured":"Markus Happe, Andreas Traber, and Ariane Keller. 2015. Preemptive hardware multitasking in ReconOS. In Applied Reconfigurable Computing: 11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings 11. Springer, 79\u201390."},{"key":"e_1_3_1_26_2","first-page":"1","volume-title":"2016 IEEE Real-Time Systems Symposium (RTSS)","author":"Biondi Alessandro","year":"2016","unstructured":"Alessandro Biondi, Alessio Balsini, Marco Pagani, Enrico Rossi, Mauro Marinoni, and Giorgio Buttazzo. 2016. A framework for supporting real-time applications on dynamic reconfigurable FPGAs. In 2016 IEEE Real-Time Systems Symposium (RTSS). IEEE, 1\u201312."},{"key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1109\/AHS.2017.8046375","volume-title":"2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","author":"Biondi Alessandro","year":"2017","unstructured":"Alessandro Biondi and Giorgio Buttazzo. 2017. Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration. In 2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, 172\u2013179."},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/ICCAD.2004.1382590","volume-title":"IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.","author":"Yuh Ping-Hung","year":"2004","unstructured":"Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang. 2004. Temporal floorplanning using the T-tree formulation. In IEEE\/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004. IEEE, 300\u2013305."},{"issue":"4","key":"e_1_3_1_29_2","doi-asserted-by":"crossref","first-page":"37\u2013es","DOI":"10.1145\/1278349.1278350","article-title":"Temporal floorplanning using the three-dimensional transitive closure subGraph","volume":"12","author":"Yuh Ping-Hung","year":"2007","unstructured":"Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang. 2007. Temporal floorplanning using the three-dimensional transitive closure subGraph. ACM Transactions on Design Automation of Electronic Systems (TODAES) 12, 4 (2007), 37\u2013es.","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"e_1_3_1_30_2","first-page":"1","volume-title":"2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","author":"Deiana Enrico A.","year":"2015","unstructured":"Enrico A. Deiana, Marco Rabozzi, Riccardo Cattaneo, and Marco D. Santambrogio. 2015. A multiobjective reconfiguration-aware scheduler for FPGA-based heterogeneous architectures. In 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, 1\u20136."},{"issue":"1","key":"e_1_3_1_31_2","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1109\/TCAD.2018.2883982","article-title":"Integrated optimization of partitioning, scheduling, and floorplanning for partially dynamically reconfigurable systems","volume":"39","author":"Chen Song","year":"2018","unstructured":"Song Chen, Jinglei Huang, Xiaodong Xu, Bo Ding, and Qi Xu. 2018. Integrated optimization of partitioning, scheduling, and floorplanning for partially dynamically reconfigurable systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 1 (2018), 199\u2013212.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"e_1_3_1_32_2","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/TCAD.2010.2079390","article-title":"Floorplanning for partially reconfigurable FPGAs","volume":"30","author":"Banerjee Pritha","year":"2010","unstructured":"Pritha Banerjee, Megha Sangtani, and Susmita Sur-Kolay. 2010. Floorplanning for partially reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 1 (2010), 8\u201317.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_33_2","unstructured":"Amd Xilinx. 2019. VC707 Evaluation Board:User Guide. (2019). https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug885_VC707_Eval_Bd"},{"key":"e_1_3_1_34_2","unstructured":"Amd Xilinx. 2022. Vivado Design Suite User Guide: Dynamic Function eXchange (UG909). (2022). https:\/\/docs.xilinx.com\/r\/en-US\/ug909-vivado-partial-reconfiguration"},{"key":"e_1_3_1_35_2","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1007\/978-1-4615-0292-0_42","volume-title":"The Best of ICCAD","author":"Murata Hiroshi","year":"2003","unstructured":"Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, and Yoji Kajitani. 2003. Rectangle-packing-based module placement. In The Best of ICCAD. Springer, 535\u2013548."},{"issue":"1","key":"e_1_3_1_36_2","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1137\/1024022","article-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness (Michael R. Garey and David S. Johnson)","volume":"24","author":"Hartmanis Juris","year":"1982","unstructured":"Juris Hartmanis. 1982. Computers and Intractability: A Guide to the Theory of NP-Completeness (Michael R. Garey and David S. Johnson). Siam Review 24, 1 (1982), 90.","journal-title":"Siam Review"},{"key":"e_1_3_1_37_2","unstructured":"Amd Xilinx. 2022. Vivado Design Suite User Guide: Synthesis. http:\/\/www.xilinx.com"},{"key":"e_1_3_1_38_2","unstructured":"Gurobi Optimization. 2016. Gurobi optimizer reference manual. (2016). http:\/\/www.gurobi.com"},{"issue":"5","key":"e_1_3_1_39_2","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1109\/TCAD.2008.917968","article-title":"Fixed-outline floorplanning: Block-position enumeration and a new method for calculating area costs","volume":"27","author":"Chen Song","year":"2008","unstructured":"Song Chen and Takeshi Yoshimura. 2008. Fixed-outline floorplanning: Block-position enumeration and a new method for calculating area costs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27, 5 (2008), 858\u2013871.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"12","key":"e_1_3_1_40_2","doi-asserted-by":"crossref","first-page":"1518","DOI":"10.1109\/43.552084","article-title":"VLSI module placement based on rectangle-packing by the sequence-pair","volume":"15","author":"Murata Hiroshi","year":"1996","unstructured":"Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, and Yoji Kajitani. 1996. VLSI module placement based on rectangle-packing by the sequence-pair. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15, 12 (1996), 1518\u20131524.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_41_2","doi-asserted-by":"crossref","unstructured":"R. P. Dick D. L. Rhodes and W. Wolf. 1998. TGFF: Task graphs for free. (1998).","DOI":"10.1145\/278241.278309"},{"issue":"6","key":"e_1_3_1_42_2","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1145\/3065386","article-title":"ImageNet classification with deep convolutional neural networks","volume":"60","author":"Krizhevsky Alex","year":"2017","unstructured":"Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2017. ImageNet classification with deep convolutional neural networks. Commun. ACM 60, 6 (2017), 84\u201390.","journal-title":"Commun. ACM"},{"key":"e_1_3_1_43_2","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014).","journal-title":"arXiv preprint arXiv:1409.1556"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3625295","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3625295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:32Z","timestamp":1750178192000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3625295"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":42,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,11,30]]}},"alternative-id":["10.1145\/3625295"],"URL":"https:\/\/doi.org\/10.1145\/3625295","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-04-04","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-09-15","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-10-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}