{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:59:08Z","timestamp":1750309148097,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2023,11,9]],"date-time":"2023-11-09T00:00:00Z","timestamp":1699488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2023,11,30]]},"abstract":"<jats:p>After almost a decade of research, development of more efficient imprecise computational blocks is still a major concern in imprecise computing domain. There are many instances of the introduced imprecise components of different types, while their main difference is that they propose different precision-cost-performance trade-offs. In this paper, a novel comprehensive model for the imprecise components is introduced, which can be exploited to cover a wide range of precision-cost-performance trade-offs, for different types of imprecise components. The model helps to find the suitable imprecise component based on any desired error criterion. Therefore, the most significant advantage of the proposed model is that it can be simply exploited for design space exploration of different imprecise components to extract the suitable components, with the desired precision-cost-performance trade-off for any specific application. To demonstrate the efficiency of the proposed model, two novel families of Lowest-cost Imprecise Adders (LIAs) and Lowest-cost Imprecise Multipliers (LIMs) are introduced in the paper, which are systematically extracted based on exploration of the design space provided by the proposed model. A wide range of simulation and synthesis results are also presented in the paper to prove the comparable efficiency of the systematically extracted LIA\/LIM structures with respect to the most efficient existing human-made imprecise components both individually and in a Multiply-Accumulate application.<\/jats:p>","DOI":"10.1145\/3625555","type":"journal-article","created":{"date-parts":[[2023,9,29]],"date-time":"2023-09-29T14:51:09Z","timestamp":1695999069000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Comprehensive Model for Efficient Design Space Exploration of Imprecise Computational Blocks"],"prefix":"10.1145","volume":"22","author":[{"given":"Mohammad Haji Seyed","family":"Javadi","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Shahid Beheshti University, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Faryabi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shahid Beheshti University, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid Reza","family":"Mahdiani","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shahid Beheshti University, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,11,9]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3107370"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2851749"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3068757"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2018.2822278"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2245252"},{"key":"e_1_3_2_8_2","article-title":"Analysis, modeling and optimization of equal segment based approximate adders","author":"Dutt Sunil","year":"2018","unstructured":"Sunil Dutt, Satyabrata Dash, Sukumar Nandi, and Gaurav Trivedi. 2018. Analysis, modeling and optimization of equal segment based approximate adders. IEEE Trans. Comput. (2018).","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3131274"},{"key":"e_1_3_2_10_2","first-page":"1970","volume-title":"ISCAS","author":"Esposito Darjn","year":"2016","unstructured":"Darjn Esposito, Gerardo Castellano, Davide De Caro, Ettore Napoli, Nicola Petra, and Antonio G. M. Strollo. 2016. Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs. In ISCAS. 1970\u20131973."},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920335"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2868036"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062306"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465702"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2972549"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856245"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3108443"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657022"},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474069"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2012.2199517"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.01.002"},{"key":"e_1_3_2_26_2","first-page":"1","volume-title":"2011 Design, Automation & Test in Europe","author":"Mohapatra Debabrata","year":"2011","unstructured":"Debabrata Mohapatra, Vinay K. Chippa, Anand Raghunathan, and Kaushik Roy. 2011. Design of voltage-scalable meta-functions for approximate computing. In 2011 Design, Automation & Test in Europe. IEEE, 1\u20136."},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2833284"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2846410"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTEST.2018.8397073"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918241"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2018.8399746"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218638"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2751163"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803081"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561838"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"issue":"8","key":"e_1_3_2_40_2","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"Zhu Ning","year":"2009","unstructured":"Ning Zhu, Wang Ling Goh, Weija Zhang, Kiat Seng Yeo, and Zhi Hui Kong. 2009. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18, 8 (2009), 1225\u20131229.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3625555","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3625555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:50:38Z","timestamp":1750287038000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3625555"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,9]]},"references-count":39,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,11,30]]}},"alternative-id":["10.1145\/3625555"],"URL":"https:\/\/doi.org\/10.1145\/3625555","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2023,11,9]]},"assertion":[{"value":"2022-08-22","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-09-11","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-11-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}