{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T06:57:55Z","timestamp":1775804275479,"version":"3.50.1"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Scientific and Technological Research Council of Turkey (TUBITAK) ARDEB 3501","award":["121E430"],"award-info":[{"award-number":["121E430"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,1,31]]},"abstract":"<jats:p>Thanks to the enhanced computational capacity of modern computers, even sophisticated analog\/radio frequency (RF) circuit sizing problems can be solved via electronic design automation (EDA) tools. Recently, several analog\/RF circuit optimization algorithms have been successfully applied to automatize the analog\/RF circuit design process. Conventionally, metaheuristic algorithms are widely used in optimization process. Among various nature-inspired algorithms, evolutionary algorithms (EAs) have been more preferred due to their superiorities (robustness, efficiency, accuracy etc.) over the other algorithms. Furthermore, EAs have been diversified and several distinguished analog\/RF circuit optimization approaches for single-, multi-, and many-objective problems have been reported in the literature. However, there are conflicting claims on the performance of these algorithms and no objective performance comparison has been revealed yet. In the previous work, only a few case study circuits have been under test to demonstrate the superiority of the utilized algorithm, so a limited comparison has been made for only these specific circuits. The underlying reason is that the literature lacks a generic benchmark for analog\/RF circuit sizing problem. To address these issues, we propose a comprehensive comparison of the most popular two evolutionary computation algorithms, namely Non-Sorting Genetic Algorithm-II and Multi-Objective Evolutionary Algorithm\u00a0based Decomposition, in this article. For that purpose, we introduce two ad hoc testbenches for analog and RF circuits including the common building blocks. The comparison has been made at both multi- and many-objective domains and the performances of algorithms have been quantitatively revealed through the well-known Pareto-optimal front quality metrics.<\/jats:p>\n          <jats:p\/>","DOI":"10.1145\/3626096","type":"journal-article","created":{"date-parts":[[2023,9,28]],"date-time":"2023-09-28T16:06:53Z","timestamp":1695917213000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["MOEA\/D vs. NSGA-II: A Comprehensive Comparison for Multi\/Many Objective Analog\/RF Circuit Optimization through a Generic Benchmark"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0960-8501","authenticated-orcid":false,"given":"Enes","family":"Sa\u01e7lican","sequence":"first","affiliation":[{"name":"Gebze Technical University, T\u00fcrkiye"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1581-3894","authenticated-orcid":false,"given":"Engin","family":"Afacan","sequence":"additional","affiliation":[{"name":"Gebze Technical University, T\u00fcrkiye"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,11,15]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.898825"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3632-1","volume-title":"The Synthesis Approach to Digital System Design","author":"Michel Petra","year":"1992","unstructured":"Petra Michel, Ulrich Lauther, and Peter Duzy. 1992. The Synthesis Approach to Digital System Design. Vol. 170. Springer Science & Business Media."},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/250243.250245"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2793203"},{"key":"e_1_3_1_6_2","first-page":"740","volume-title":"DCIS: Design of Circuits and Integrated Systems","author":"Moraes Fernando","year":"2000","unstructured":"Fernando Moraes, Michel Robert, Daniel Auvergne, and Nadine Azemard. 2000. A physical synthesis design flow based on virtual components. In DCIS: Design of Circuits and Integrated Systems. 740\u2013745."},{"key":"e_1_3_1_7_2","first-page":"29","volume-title":"Proceedings of the International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD\u201912)","author":"Martins Ricardo","year":"2012","unstructured":"Ricardo Martins, Nuno Louren\u00e7o, Sofia Rodrigues, Jorge Guilherme, and Nuno Horta. 2012. AIDA: Automated analog IC design flow from circuit level to layout. In Proceedings of the International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD\u201912). IEEE, 29\u201332."},{"key":"e_1_3_1_8_2","first-page":"1156","volume-title":"Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915)","author":"Louren\u00e7o Nuno","year":"2015","unstructured":"Nuno Louren\u00e7o, Ricardo Martins, and Nuno Horta. 2015. Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE\u201915). IEEE, 1156\u20131161."},{"key":"e_1_3_1_9_2","first-page":"617","volume-title":"Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC\u201916)","author":"Lin Mark Po-Hung","year":"2016","unstructured":"Mark Po-Hung Lin, Yao-Wen Chang, and Chih-Ming Hung. 2016. Recent research development and new challenges in analog layout synthesis. In Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC\u201916). IEEE, 617\u2013622."},{"key":"e_1_3_1_10_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-34060-9","volume-title":"Analog Integrated Circuit Design Automation","author":"Martins Ricardo","year":"2017","unstructured":"Ricardo Martins, Nuno Louren\u00e7o, and Nuno Horta. 2017. Analog Integrated Circuit Design Automation. Springer."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20000770"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"issue":"1","key":"e_1_3_1_14_2","article-title":"Optimizing an LNA circuit by combining multi-objective genetic algorithm and HSPICE","volume":"10","author":"Jafari Hojat","year":"2013","unstructured":"Hojat Jafari, Hossein Ghayoumi Zadeh, Majid Baghaei-Nejad, and Javad Haddadnia. 2013. Optimizing an LNA circuit by combining multi-objective genetic algorithm and HSPICE. Life Sci. J. 10, 1 (2013).","journal-title":"Life Sci. J."},{"issue":"4","key":"e_1_3_1_15_2","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1007\/s12293-018-0262-9","article-title":"Multiobjective analog\/RF circuit sizing using an improved brain storm optimization algorithm","volume":"10","author":"Dash Satyabrata","year":"2018","unstructured":"Satyabrata Dash, Deepak Joshi, and Gaurav Trivedi. 2018. Multiobjective analog\/RF circuit sizing using an improved brain storm optimization algorithm. Memetic Comput. 10, 4 (2018), 423\u2013440.","journal-title":"Memetic Comput."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2013.02.041"},{"key":"e_1_3_1_17_2","volume-title":"The Origin of Species","author":"Darwin Charles","year":"1909","unstructured":"Charles Darwin. 1909. The Origin of Species. PF Collier & Son, New York."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-27705-6_6"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-56602-3_163"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.5555\/645825.668937"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/tevc.2007.892759"},{"key":"e_1_3_1_22_2","article-title":"SPEA2: Improving the strength pareto evolutionary algorithm","volume":"103","author":"Zitzler Eckart","year":"2001","unstructured":"Eckart Zitzler, Marco Laumanns, and Lothar Thiele. 2001. SPEA2: Improving the strength pareto evolutionary algorithm. TIK Rep. 103 (2001).","journal-title":"TIK Rep."},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1007\/978-3-540-39930-8_6","volume-title":"New Optimization Techniques in Engineering","author":"Lampinen Jouni","year":"2004","unstructured":"Jouni Lampinen and Rainer Storn. 2004. Differential evolution. In New Optimization Techniques in Engineering. Springer, 123\u2013166."},{"issue":"3","key":"e_1_3_1_24_2","first-page":"203","article-title":"Analog circuits sizing using multi-objective evo-lutionary algorithm based on decomposition","volume":"51","author":"Nohtanipour Mehran","year":"2021","unstructured":"Mehran Nohtanipour, Mohammad Hossein Maghami, and Mehdi Radmehr. 2021. Analog circuits sizing using multi-objective evo-lutionary algorithm based on decomposition. Inf. MIDEM 51, 3 (2021), 203.","journal-title":"Inf. MIDEM"},{"key":"e_1_3_1_25_2","first-page":"1","volume-title":"Proceedings of the International Conference on SMACD and 16th Conference on PRIME (SMACD\/PRIME\u201921)","author":"Yin Sen","year":"2021","unstructured":"Sen Yin, Wenfei Hu, Ruitao Wang, Zhikai Wang, Jian Zhang, and Yan Wang. 2021. Surrogate-assisted multi-objective differential evolution based on gaussian process for analog circuit synthesis. In Proceedings of the International Conference on SMACD and 16th Conference on PRIME (SMACD\/PRIME\u201921). VDE, 1\u20134."},{"key":"e_1_3_1_26_2","first-page":"2652","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Berkol G\u00f6nen\u00e7","year":"2015","unstructured":"G\u00f6nen\u00e7 Berkol, Engin Afacan, G\u00fcnhan D\u00fcndar, Ali Emre Pusane, and Faik Ba\u015fkaya. 2015. A novel yield aware multi-objective analog circuit optimization tool. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201915). IEEE, 2652\u20132655."},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2022.109987"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.6.2.154"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488968"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCI.2006.329691"},{"key":"e_1_3_1_31_2","first-page":"60","article-title":"Bee colony optimization\u2014A cooperative learning approach to complex transportation problems","volume":"51","author":"Teodorovic Du\u0161an","year":"2005","unstructured":"Du\u0161an Teodorovic and Mauro Dell\u2019Orco. 2005. Bee colony optimization\u2014A cooperative learning approach to complex transportation problems. Adv. OR AI Methods Transport. 51 (2005), 60.","journal-title":"Adv. OR AI Methods Transport."},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-009-9361-3"},{"key":"e_1_3_1_33_2","first-page":"1","volume-title":"Proceedings of the International Conference on Multimedia Computing and Systems","author":"Benhala Bachir","year":"2011","unstructured":"Bachir Benhala, Ali Ahaitouf, Abdellah Mechaqrane, Brahim Benlahbib, Farid Abdi, Mourad Fakhfakh, et\u00a0al. 2011. Sizing of current conveyors by means of an ant colony optimization technique. In Proceedings of the International Conference on Multimedia Computing and Systems. IEEE, 1\u20136."},{"key":"e_1_3_1_34_2","first-page":"1","volume-title":"Proceedings of the Intelligent Systems and Computer Vision (ISCV\u201915)","author":"Benhala Bachir","year":"2015","unstructured":"Bachir Benhala, Hamid Bouyghf, Abdeslam Lachhab, and Benachir Bouchikhi. 2015. Optimal design of second generation current conveyors by the artificial Bee colony technique. In Proceedings of the Intelligent Systems and Computer Vision (ISCV\u201915). IEEE, 1\u20135."},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2004.1331139"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196078"},{"key":"e_1_3_1_37_2","first-page":"1","volume-title":"Proceedings of the IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT\u201920)","author":"Mao Wei","year":"2020","unstructured":"Wei Mao, Jia-Hao Wei, and Jing Wan. 2020. Automatic design of analog integrated circuit based on multi-objective optimization. In Proceedings of the IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT\u201920). IEEE, 1\u20133."},{"key":"e_1_3_1_38_2","first-page":"227","volume-title":"Proceedings of the 18th Asia Pacific Symposium on Intelligent and Evolutionary Systems, Volume 2","author":"Qiu Xin","year":"2015","unstructured":"Xin Qiu, Ye Huang, and Kay Chen Tan. 2015. A novel multi-objective optimization framework combining NSGA-II and MOEA\/D. In Proceedings of the 18th Asia Pacific Symposium on Intelligent and Evolutionary Systems, Volume 2. Springer, 227\u2013237."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3121263"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2990567"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"e_1_3_1_43_2","first-page":"1","volume-title":"Proceedings of the IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS\u201916)","author":"Afacan Engin","year":"2016","unstructured":"Engin Afacan and G\u00fcnhan D\u00fcndar. 2016. A mixed domain sizing approach for RF circuit synthesis. In Proceedings of the IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS\u201916). IEEE, 1\u20134."},{"key":"e_1_3_1_44_2","first-page":"1","volume-title":"Proceedings of the Latin American Computing Conference (CLEI\u201915)","author":"Riquelme Nery","year":"2015","unstructured":"Nery Riquelme, Christian Von L\u00fccken, and Benjamin Baran. 2015. Performance metrics in multi-objective optimization. In Proceedings of the Latin American Computing Conference (CLEI\u201915). IEEE, 1\u201311."},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.02.009"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2020.11.016"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626096","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3626096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:53:59Z","timestamp":1750287239000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626096"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":45,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,1,31]]}},"alternative-id":["10.1145\/3626096"],"URL":"https:\/\/doi.org\/10.1145\/3626096","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11,15]]},"assertion":[{"value":"2023-01-23","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-09-22","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}