{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:29Z","timestamp":1773247349817,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T00:00:00Z","timestamp":1710201600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,3,12]]},"DOI":"10.1145\/3626184.3633321","type":"proceedings-article","created":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T06:05:45Z","timestamp":1710223545000},"page":"169-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["IncreMacro: Incremental Macro Placement Refinement"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1322-5642","authenticated-orcid":false,"given":"Yuan","family":"Pu","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong & Shanghai AI Laboratory, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9195-6619","authenticated-orcid":false,"given":"Tinghuan","family":"Chen","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4909-6588","authenticated-orcid":false,"given":"Zhuolun","family":"He","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong & Shanghai AI Laboratory, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1742-0090","authenticated-orcid":false,"given":"Chen","family":"Bai","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8555-4544","authenticated-orcid":false,"given":"Haisheng","family":"Zheng","sequence":"additional","affiliation":[{"name":"Shanghai AI Laboratory, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University & Institue of EDA, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2024,3,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317803"},{"issue":"9","key":"e_1_3_2_1_2_1","first-page":"1717","article-title":"Replace: Advancing solution quality and routability validation in global placement","volume":"38","author":"Cheng C.-K.","year":"2018","unstructured":"C.-K. Cheng, A. B. Kahng, I. Kang, and L. Wang, \"Replace: Advancing solution quality and routability validation in global placement,\" IEEE TCAD, vol. 38, no. 9, pp. 1717--1730, 2018.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"e_1_3_2_1_6_1","first-page":"508","article-title":"On joint learning for solving placement and routing in chip design","volume":"34","author":"Cheng R.","year":"2021","unstructured":"R. Cheng and J. Yan, \"On joint learning for solving placement and routing in chip design,\" Proc. NeurIPS, vol. 34, pp. 16 508--16 519, 2021.","journal-title":"Proc. NeurIPS"},{"key":"e_1_3_2_1_7_1","volume-title":"Bae et al., \"Chip placement with deep reinforcement learning,\" arXiv preprint arXiv:2004.10746","author":"Mirhoseini A.","year":"2020","unstructured":"A. Mirhoseini, A. Goldie, M. Yazgan, J. Jiang, E. Songhori, S. Wang, Y.-J. Lee, E. Johnson, O. Pathak, S. Bae et al., \"Chip placement with deep reinforcement learning,\" arXiv preprint arXiv:2004.10746, 2020."},{"key":"e_1_3_2_1_8_1","first-page":"350","article-title":"The policy-gradient placement and generative routing neural networks for chip design","volume":"35","author":"Cheng R.","year":"2022","unstructured":"R. Cheng, X. Lyu, Y. Li, J. Ye, J. Hao, and J. Yan, \"The policy-gradient placement and generative routing neural networks for chip design,\" Proc. NeurIPS, vol. 35, pp. 26 350--26 362, 2022.","journal-title":"Proc. NeurIPS"},{"key":"e_1_3_2_1_9_1","volume-title":"Maskplace: Fast chip placement via reinforced visual representation learning,\" arXiv preprint arXiv:2211.13382","author":"Lai Y.","year":"2022","unstructured":"Y. Lai, Y. Mu, and P. Luo, \"Maskplace: Fast chip placement via reinforced visual representation learning,\" arXiv preprint arXiv:2211.13382, 2022."},{"key":"e_1_3_2_1_10_1","volume-title":"Chipformer: Transferable chip placement via offline decision transformer,\" arXiv preprint arXiv:2306.14744","author":"Lai Y.","year":"2023","unstructured":"Y. Lai, J. Liu, Z. Tang, B. Wang, J. Hao, and P. Luo, \"Chipformer: Transferable chip placement via offline decision transformer,\" arXiv preprint arXiv:2306.14744, 2023."},{"key":"e_1_3_2_1_11_1","first-page":"1","article-title":"Delving into macro placement with reinforcement learning","author":"Jiang Z.","year":"2021","unstructured":"Z. Jiang, E. Songhori, S. Wang, A. Goldie, A. Mirhoseini, J. Jiang, Y.-J. Lee, and D. Z. Pan, \"Delving into macro placement with reinforcement learning,\" in Proc. MLCAD. IEEE, 2021, pp. 1--3.","journal-title":"Proc. MLCAD. IEEE"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278598"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"DAC","author":"Chen Y.-F.","year":"2014","unstructured":"Y.-F. Chen, C.-C. Huang, C.-H. Chiou, Y.-W. Chang, and C.-J. Wang, \"Routability-driven blockage-aware macro placement,\" in Proc. DAC, 2014, pp. 1--6."},{"key":"e_1_3_2_1_14_1","first-page":"172","volume-title":"ASPDAC","author":"Chiou C.-H.","year":"2016","unstructured":"C.-H. Chiou, C.-H. Chang, S.-T. Chen, and Y.-W. Chang, \"Circular-contour-based obstacle-aware macro placement,\" in Proc. ASPDAC, 2016, pp. 172--177."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"issue":"5","key":"e_1_3_2_1_16_1","first-page":"228","article-title":"Non-slicing floorplan and placement using corner block list topological representation","volume":"51","author":"Hong X.","year":"2004","unstructured":"X. Hong, \"Non-slicing floorplan and placement using corner block list topological representation,\" IEEE TCAS I, vol. 51, no. 5, pp. 228--233, 2004.","journal-title":"IEEE TCAS I"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287677"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506731"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"key":"e_1_3_2_1_20_1","first-page":"504","volume-title":"ICCAD","author":"Chang C.-H.","year":"2017","unstructured":"C.-H. Chang, Y.-W. Chang, and T.-C. Chen, \"A novel damped-wave framework for macro placement,\" in Proc. ICCAD, 2017, pp. 504--511."},{"key":"e_1_3_2_1_21_1","first-page":"218","volume-title":"ICCAD","author":"Chen H.-C.","year":"2008","unstructured":"H.-C. Chen, Y.-L. Chuang, Y.-W. Chang, and Y.-C. Chang, \"Constraint graph-based macro placement for modern mixed-size circuit designs,\" in Proc. ICCAD, 2008, pp. 218--223."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578923"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/355744.355745"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"e_1_3_2_1_25_1","first-page":"7","volume-title":"ASPDAC","author":"Cong J.","year":"2006","unstructured":"J. Cong and M. Xie, \"A robust detailed placement for mixed-size ic designs,\" in Proc. ASPDAC, 2006, pp. 7--pp."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.19.1.120"},{"key":"e_1_3_2_1_27_1","unstructured":"\"Pytorch \" https:\/\/pytorch.org\/."},{"key":"e_1_3_2_1_28_1","unstructured":"\"Gurobi \" https:\/\/www.gurobi.com\/."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_30_1","volume-title":"Izraelevitz et al., \"The rocket chip generator,\" EECS Department","author":"Asanovic K.","year":"2016","unstructured":"K. Asanovic, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz et al., \"The rocket chip generator,\" EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016--17, vol. 4, 2016."},{"key":"e_1_3_2_1_31_1","unstructured":"K. Asanovic D. A. Patterson and C. Celio \"The berkeley out-of-order machine (boom): An industry-competitive synthesizable parameterized risc-v processor \" University of California at Berkeley Berkeley United States Tech. Rep. 2015."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"event":{"name":"ISPD '24: International Symposium on Physical Design","location":"Taipei Taiwan","acronym":"ISPD '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2024 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626184.3633321","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3626184.3633321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T23:55:48Z","timestamp":1755906948000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626184.3633321"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,12]]},"references-count":32,"alternative-id":["10.1145\/3626184.3633321","10.1145\/3626184"],"URL":"https:\/\/doi.org\/10.1145\/3626184.3633321","relation":{},"subject":[],"published":{"date-parts":[[2024,3,12]]},"assertion":[{"value":"2024-03-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}