{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T14:28:52Z","timestamp":1760711332917,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T00:00:00Z","timestamp":1710201600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2349582, 2349141, 2349143, 2349144"],"award-info":[{"award-number":["2349582, 2349141, 2349143, 2349144"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,3,12]]},"DOI":"10.1145\/3626184.3635278","type":"proceedings-article","created":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T06:05:45Z","timestamp":1710223545000},"page":"51-59","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Parallel and Heterogeneous Timing Analysis: Partition, Algorithm, and System"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9768-3378","authenticated-orcid":false,"given":"Tsung-Wei","family":"Huang","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2008-7915","authenticated-orcid":false,"given":"Boyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3075-7437","authenticated-orcid":false,"given":"Dian-Lun","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0406-885X","authenticated-orcid":false,"given":"Cheng-Hsiang","family":"Chiu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"}]}],"member":"320","published-online":{"date-parts":[[2024,3,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2019. DARPA IDEA Program. https:\/\/www.darpa.mil\/news-events\/2019-05--31"},{"key":"e_1_3_2_1_2_1","unstructured":"2024. https:\/\/github.com\/OpenTimer\/OpenTimer"},{"key":"e_1_3_2_1_3_1","unstructured":"2024. Intel TBB. https:\/\/github.com\/01org\/tbb"},{"key":"e_1_3_2_1_4_1","unstructured":"2024. Motivo AI. https:\/\/motivo.ai\/"},{"key":"e_1_3_2_1_5_1","unstructured":"2024. OpenMP 4.5. https:\/\/www.openmp.org\/wp-content\/uploads\/openmp4.5.pdf"},{"key":"e_1_3_2_1_6_1","unstructured":"2024. Qflow. http:\/\/opencircuitdesign.com\/qflow\/."},{"key":"e_1_3_2_1_7_1","unstructured":"2024. Taskflow. https:\/\/github.com\/taskflow\/taskflow"},{"key":"e_1_3_2_1_8_1","unstructured":"J. Bhasker et al. 2009. Static Timing Analysis for Nanometer Designs: A Practical Approach. Springer."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.7717\/peerj-cs.247"},{"volume-title":"uSAP: An Ultra-Fast Stochastic Graph Partitioner","author":"Chang Chih-Chun","key":"e_1_3_2_1_10_1","unstructured":"Chih-Chun Chang and Tsung-Wei Huang. 2023. uSAP: An Ultra-Fast Stochastic Graph Partitioner. In IEEE HPEC. 1--7."},{"key":"e_1_3_2_1_11_1","volume-title":"Composing Pipeline Parallelism Using Control Taskflow Graph. In ACM International Symposium on High-Performance Parallel and Distributed Computing (HPDC). 283--284","author":"Chiu Cheng-Hsiang","year":"2022","unstructured":"Cheng-Hsiang Chiu and Tsung-Wei Huang. 2022. Composing Pipeline Parallelism Using Control Taskflow Graph. In ACM International Symposium on High-Performance Parallel and Distributed Computing (HPDC). 283--284."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530616"},{"key":"e_1_3_2_1_13_1","volume-title":"An Experimental Study of SYCL Task Graph Parallelism for Large-Scale Machine Learning Workloads. In European Conference on Parallel Processing (Euro-Par). 468--479","author":"Chiu Cheng-Hsiang","year":"2022","unstructured":"Cheng-Hsiang Chiu, Dian-Lun Lin, and Tsung-Wei Huang. 2022. An Experimental Study of SYCL Task Graph Parallelism for Large-Scale Machine Learning Workloads. In European Conference on Parallel Processing (Euro-Par). 468--479."},{"key":"e_1_3_2_1_14_1","volume-title":"Programming Dynamic Task Parallelism for Heterogeneous EDA Algorithms. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD).","author":"Chiu Cheng-Hsiang","year":"2023","unstructured":"Cheng-Hsiang Chiu, Dian-Lun Lin, and Tsung-Wei Huang. 2023. Programming Dynamic Task Parallelism for Heterogeneous EDA Algorithms. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_2_1_15_1","volume-title":"An Efficient Task-parallel Pipeline Programming Framework. In ACM International Conference on High Performance Computing in Asia-Pacific Region (HPC Asia).","author":"Chiu Cheng-Hsiang","year":"2024","unstructured":"Cheng-Hsiang Chiu, Zhicheng Xiong, Zizheng Guo, Tsung-Wei Huang, and Yibo Lin. 2024. An Efficient Task-parallel Pipeline Programming Framework. In ACM International Conference on High Performance Computing in Asia-Pacific Region (HPC Asia)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW59300.2023.00150"},{"key":"e_1_3_2_1_17_1","volume-title":"An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints. In ACM\/IEEE Degign Automation Conference (DAC). 1--6.","author":"Guo Guannan","year":"2020","unstructured":"Guannan Guo, Tsung-Wei Huang, Chun-Xun Lin, and Martin Wong. 2020. An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints. In ACM\/IEEE Degign Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_18_1","volume-title":"GPUaccelerated Critical Path Generation with Path Constraints. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--9.","author":"Guo Guannan","year":"2021","unstructured":"Guannan Guo, Tsung-Wei Huang, Yibo Lin, and Martin Wong. 2021. GPUaccelerated Critical Path Generation with Path Constraints. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--9."},{"key":"e_1_3_2_1_19_1","volume-title":"GPUaccelerated Path-based Timing Analysis. In ACM\/IEEE Design Automation Conference (DAC). 721--726","author":"Guo Guannan","year":"2021","unstructured":"Guannan Guo, Tsung-Wei Huang, Yibo Lin, and Martin Wong. 2021. GPUaccelerated Path-based Timing Analysis. In ACM\/IEEE Design Automation Conference (DAC). 721--726."},{"key":"e_1_3_2_1_20_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE). 1--6.","author":"Guo Guannan","year":"2023","unstructured":"Guannan Guo, Tsung-Wei Huang, and Martin Wong. 2023. Fast STA Graph Partitioning Framework for Multi-GPU Acceleration. In IEEE\/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE). 1--6."},{"key":"e_1_3_2_1_21_1","volume-title":"GPU-Accelerated Static Timing Analysis. In IEEE\/ACM International Conference On Computer Aided Design (ICCAD).","author":"Guo Zizheng","year":"2020","unstructured":"Zizheng Guo, Tsung-Wei Huang, and Yibo Lin. 2020. GPU-Accelerated Static Timing Analysis. In IEEE\/ACM International Conference On Computer Aided Design (ICCAD)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586085"},{"key":"e_1_3_2_1_23_1","volume-title":"HeteroCPPR: Accelerating Common Path Pessimism Removal with Heterogeneous CPU-GPU Parallelism. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--9.","author":"Guo Zizheng","year":"2021","unstructured":"Zizheng Guo, Tsung-Wei Huang, and Yibo Lin. 2021. HeteroCPPR: Accelerating Common Path Pessimism Removal with Heterogeneous CPU-GPU Parallelism. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--9."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3286261"},{"key":"e_1_3_2_1_25_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE).","author":"Guo Zizheng","year":"2024","unstructured":"Zizheng Guo, Tsung-Wei Huang, Jin Zhou, Cheng Zhuo, Yibo Lin, Runsheng Wang, and Ru Huang. 2024. Heterogeneous Static Timing Analysis with Advanced Delay Calculator. In IEEE\/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415750"},{"key":"e_1_3_2_1_27_1","volume-title":"Enhancing the Performance Portability of Heterogeneous Circuit Analysis Programs. In IEEE High Performance Extreme Computing Conference (HPEC). 1--2.","author":"Huang Tsung-Wei","year":"2022","unstructured":"Tsung-Wei Huang. 2022. Enhancing the Performance Portability of Heterogeneous Circuit Analysis Programs. In IEEE High Performance Extreme Computing Conference (HPEC). 1--2."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS54959.2023.00080"},{"volume-title":"OpenTimer v2: A New Parallel Incremental Timing Analysis Engine","author":"Huang Tsung-Wei","key":"e_1_3_2_1_29_1","unstructured":"Tsung-Wei Huang, Guannan Guo, Chun-Xun Lin, and Martin Wong. 2021. OpenTimer v2: A New Parallel Incremental Timing Analysis Engine. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). 776--789."},{"key":"e_1_3_2_1_30_1","volume-title":"Task-Parallel Programming with Constrained Parallelism. In IEEE High Performance Extreme Computing Conference (HPEC). 1--7.","author":"Huang Tsung-Wei","year":"2022","unstructured":"Tsung-Wei Huang and Leslie Hwang. 2022. Task-Parallel Programming with Constrained Parallelism. In IEEE High Performance Extreme Computing Conference (HPEC). 1--7."},{"volume-title":"ACM International Conference on Multimedia (MM). 1360--1363","author":"Huang Tsung-Wei","key":"e_1_3_2_1_31_1","unstructured":"Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, and Martin D. F. Wong. 2018. A General-Purpose Distributed Programming System Using Data-Parallel Streams. In ACM International Conference on Multimedia (MM). 1360--1363."},{"volume-title":"IEEE International Parallel and Distributed Processing Symposium (IPDPS), 974--983","author":"Huang Tsung-Wei","key":"e_1_3_2_1_32_1","unstructured":"Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, and Martin D. F. Wong. 2019. Cpp-Taskflow: Fast Task-based Parallel Programming using Modern C. IEEE International Parallel and Distributed Processing Symposium (IPDPS), 974--983."},{"key":"e_1_3_2_1_33_1","volume-title":"Wong","author":"Huang Tsung-Wei","year":"2019","unstructured":"Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, and Martin D. F. Wong. 2019. Essential Building Blocks for Creating an Open-Source EDA Project. In ACM\/IEEE DAC. Article 78, 4 pages."},{"volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 757--765","author":"Huang Tsung-Wei","key":"e_1_3_2_1_34_1","unstructured":"Tsung-Wei Huang, Chun-Xun Lin, and Martin D. F. Wong. 2017. DtCraft: A distributed execution engine for compute-intensive applications. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 757--765."},{"key":"e_1_3_2_1_35_1","volume-title":"Wong","author":"Huang Tsung-Wei","year":"2019","unstructured":"Tsung-Wei Huang, Chun-Xun Lin, and Martin D. F. Wong. 2019. Distributed Timing Analysis at Scale. In ACM\/IEEE DAC. Article 229."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3049177"},{"key":"e_1_3_2_1_37_1","volume-title":"Taskflow: A Lightweight Parallel and Heterogeneous Task Graph Computing System","author":"Huang Tsung-Wei","year":"2022","unstructured":"Tsung-Wei Huang, Dian-Lun Lin, Chun-Xun Lin, and Yibo Lin. 2022. Taskflow: A Lightweight Parallel and Heterogeneous Task Graph Computing System. In IEEE Transactions on Parallel and Distributed Systems (TPDS). 1303--1320."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3082507"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025075"},{"volume-title":"Accelerated Path-Based Timing Analysis with MapReduce. In ACM International Symposium on Physical Design (ISPD). 103--110","author":"Huang Tsung-Wei","key":"e_1_3_2_1_40_1","unstructured":"Tsung-Wei Huang and Martin D. F. Wong. 2015. Accelerated Path-Based Timing Analysis with MapReduce. In ACM International Symposium on Physical Design (ISPD). 103--110."},{"volume-title":"ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP). 1--6.","author":"Huang Tsung-Wei","key":"e_1_3_2_1_41_1","unstructured":"Tsung-Wei Huang and Martin D. F. Wong. 2015. On fast timing closure: speeding up incremental path-based timing analysis with mapreduce. In ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP). 1--6."},{"volume-title":"OpenTimer: A High-Performance Timing Analysis Tool. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 895--902","author":"Huang Tsung-Wei","key":"e_1_3_2_1_42_1","unstructured":"Tsung-Wei Huang and Martin D. F. Wong. 2015. OpenTimer: A High-Performance Timing Analysis Tool. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 895--902."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2524566"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897959"},{"volume-title":"Fast Path-Based Timing Analysis for CPPR. In IEEE\/ACM International Conference on ComputerAided Design (ICCAD). 596--599","author":"Huang Tsung-Wei","key":"e_1_3_2_1_45_1","unstructured":"Tsung-Wei Huang, Pei-Ci Wu, and Martin D. F. Wong. 2014. Fast Path-Based Timing Analysis for CPPR. In IEEE\/ACM International Conference on ComputerAided Design (ICCAD). 596--599."},{"volume-title":"UI-Timer: An UltraFast Clock Network Pessimism Removal Algorithm. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 758--765","author":"Huang Tsung-Wei","key":"e_1_3_2_1_46_1","unstructured":"Tsung-Wei Huang, Pei-Ci Wu, and Martin D. F. Wong. 2014. UI-Timer: An UltraFast Clock Network Pessimism Removal Algorithm. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 758--765."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834422"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3605573.3605625"},{"key":"e_1_3_2_1_49_1","volume-title":"GLARE: Accelerating Sparse DNN Inference Kernels with Global Memory Access Reduction","author":"Jiang Shiu","year":"2023","unstructured":"Shiu Jiang, Tsung-Wei Huangand, and Tsung-Yi Ho. 2023. GLARE: Accelerating Sparse DNN Inference Kernels with Global Memory Access Reduction. In IEEE HPEC. 1--7."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"B. Jin G. Luo and W. Zhang. 2016. A fast and accurate approach for common path pessimism removal in static timing analysis. In IEEE ISCAS. 2623--2626.","DOI":"10.1109\/ISCAS.2016.7539131"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Myung-Chul Kim et al. 2015. ICCAD-2015 CAD contest in incremental timingdriven placement and benchmark suite. In IEEE\/ACM ICCAD. 921--926.","DOI":"10.1109\/ICCAD.2015.7372671"},{"volume-title":"LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs. In ACM\/IEEE Design Automation Conference (DAC).","author":"Lai Tin-Yin","key":"e_1_3_2_1_52_1","unstructured":"Tin-Yin Lai, Tsung-Wei Huang, and Martin D. F. Wong. 2017. LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs. In ACM\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"P. Lee I. H. Jiang and T. Chen. 2018. FastPass: Fast timing path search for generalized timing exception handling. In IEEE\/ACM ASPDAC. 172--177.","DOI":"10.1109\/ASPDAC.2018.8297301"},{"volume-title":"ACM International Conference on Multimedia (MM). 2284--2287","author":"Lin Chun-Xun","key":"e_1_3_2_1_54_1","unstructured":"Chun-Xun Lin, Tsung-Wei Huang, Guannan Guo, and Martin D. F. Wong. 2019. A Modern C Parallel Task Programming Library. In ACM International Conference on Multimedia (MM). 2284--2287."},{"volume-title":"An Efficient Work-Stealing Scheduler for Task Dependency Graph. In IEEE International Conference on Parallel and Distributed Systems (ICPADS). 64--71","author":"Lin Chun-Xun","key":"e_1_3_2_1_55_1","unstructured":"Chun-Xun Lin, Tsung-Wei Huang, and Martin D. F. Wong. 2020. An Efficient Work-Stealing Scheduler for Task Dependency Graph. In IEEE International Conference on Parallel and Distributed Systems (ICPADS). 64--71."},{"volume-title":"Proceedings of the 2018 on Great Lakes Symposium on VLSI (GLVLSI). 183--188","author":"Lin Chun-Xun","key":"e_1_3_2_1_56_1","unstructured":"Chun-Xun Lin, Tsung-Wei Huang, Ting Yu, and Martin D. F. Wong. 2018. A Distributed Power Grid Analysis Framework from Sequential Stream Graph. In Proceedings of the 2018 on Great Lakes Symposium on VLSI (GLVLSI). 183--188."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC43674.2020.9286218"},{"key":"e_1_3_2_1_58_1","volume-title":"Efficient GPU Computation Using Task Graph Parallelism. In European Conference on Parallel Processing (Euro-Par).","author":"Lin Dian-Lun","year":"2021","unstructured":"Dian-Lun Lin and Tsung-Wei Huang. 2021. Efficient GPU Computation Using Task Graph Parallelism. In European Conference on Parallel Processing (Euro-Par)."},{"key":"e_1_3_2_1_59_1","first-page":"3041","article-title":"Accelerating Large Sparse Neural Network Inference Using GPU Task Graph Parallelism","volume":"33","author":"Lin Dian-Lun","year":"2022","unstructured":"Dian-Lun Lin and Tsung-Wei Huang. 2022. Accelerating Large Sparse Neural Network Inference Using GPU Task Graph Parallelism. IEEE IEEE Transactions on Parallel and Distributed Systems (TPDS) 33, 11 (2022), 3041--3052.","journal-title":"IEEE IEEE Transactions on Parallel and Distributed Systems (TPDS)"},{"key":"e_1_3_2_1_60_1","volume-title":"International Conference on Parallel Processing (ICPP). 1--12","author":"Lin Dian-Lun","year":"2023","unstructured":"Dian-Lun Lin, Haoxing Ren, Yanqing Zhang, Brucek Khailany, and Tsung-Wei Huang. 2023. From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus. In International Conference on Parallel Processing (ICPP). 1--12."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247942"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"crossref","unstructured":"F. Peng C. Yan C. Feng J. Zheng S. Wang D. Zhou and X. Zeng. 2018. A General Graph Based Pessimism Reduction Framework for Design Optimization of Timing Closure. In ACM\/IEEE DAC. 1--6.","DOI":"10.1145\/3195970.3195973"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.204"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/319838.319863"}],"event":{"name":"ISPD '24: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Taipei Taiwan","acronym":"ISPD '24"},"container-title":["Proceedings of the 2024 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626184.3635278","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3626184.3635278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T23:55:30Z","timestamp":1755906930000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626184.3635278"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,12]]},"references-count":64,"alternative-id":["10.1145\/3626184.3635278","10.1145\/3626184"],"URL":"https:\/\/doi.org\/10.1145\/3626184.3635278","relation":{},"subject":[],"published":{"date-parts":[[2024,3,12]]},"assertion":[{"value":"2024-03-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}