{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:44:22Z","timestamp":1781883862992,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1145\/3626202.3637560","type":"proceedings-article","created":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T18:04:51Z","timestamp":1712081091000},"page":"108-118","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4043-0171","authenticated-orcid":false,"given":"Dongjoon","family":"Park","sequence":"first","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9177-7699","authenticated-orcid":false,"given":"Andr\u00e9","family":"DeHon","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,4,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Syed Asad Alam David Gregg Giulio Gambardella Thomas Preusser and Michaela Blott. 2022. On the RTL Implementation of FINN Matrix Vector Unit. ACM Transactions on Embedded Computing Systems. (2022)."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2022. Vitis Embedded Platform Source Repository. https:\/\/github.com\/Xilinx\/Vitis_Embedded_Platform_Source\/tree\/2022.1."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD 2023. Vitis High-Level Synthesis User Guide. AMD 2100 Logic Drive San Jose CA 95124."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 1--8.","author":"Jason Cong Choi","year":"2018","unstructured":"Young-kyu Choi and Jason Cong. 2018. HLS-Based Optimization and Design Space Exploration for Applications with Variable Loop Bounds. In Proceedings of the International Conference on Computer-Aided Design. 1--8."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. IEEE Press, 691--698","author":"Zhang Peng","year":"2017","unstructured":"Young-kyu Choi, Peng Zhang, Peng Li, and Jason Cong. 2017. HLscope: Fast and Accurate Performance Estimation for FPGA HLS. In Proceedings of the International Conference on Computer-Aided Design. IEEE Press, 691--698."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00029"},{"key":"e_1_3_2_1_8_1","volume-title":"Multilayer Layout for Butterfly Fat-Tree. In ACM Symposium on Parallel Algorithms and Architectures. ACM, 206--215","author":"DeHon Andr\u00e9","year":"2000","unstructured":"Andr\u00e9 DeHon. 2000. Compact, Multilayer Layout for Butterfly Fat-Tree. In ACM Symposium on Parallel Algorithms and Architectures. ACM, 206--215."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/13\/07\/P07027"},{"key":"e_1_3_2_1_11_1","unstructured":"Hans Giessen. 2023. Accelerating HLS Autotuning of Large Highly-Parameterized Reconfigurable SoC Mappings. Ph.D. Dissertation. University of Pennsylvania."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the SIGPLAN '82 Symposium on Compiler Construction. ACM SIGPLAN, ACM, 120--126","volume":"17","author":"Graham Susan L.","unstructured":"Susan L. Graham, Peter B. Kessler, and Marshall K. McKusick. 1982. gprof: a Call Graph Execution Profiler. In Proceedings of the SIGPLAN '82 Symposium on Compiler Construction. ACM SIGPLAN, ACM, 120--126. SIGPLAN Notices, Volume 17, Number 6."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3593025"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502361"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel 2018. AN 797: Partially Reconfiguring a Design on Intel Arria 10 GX FPGA Development Board. Intel. https:\/\/www.altera.com\/documentation\/ihj1482170009390.html"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3572959"},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the IFIP CONGRESS 74","author":"Kahn Gilles","year":"1974","unstructured":"Gilles Kahn. 1974. The Semantics of a Simple Language for Parallel Programming. In Proceedings of the IFIP CONGRESS 74. North-Holland Publishing Company, 471--475."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056804"},{"key":"e_1_3_2_1_19_1","unstructured":"George Karypis and Vipin Kumar. 2009. MeTis: Unstructured Graph Partitioning and Sparse Matrix Ordering System Version 4.0. http:\/\/www.cs.umn.edu\/~metis."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"B. S. Landman and R. L. Russo. 1971. On Pin Versus Block Relationship for Partitions of Logic Circuits. 20 (1971).","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"e_1_3_2_1_22_1","volume-title":"VLSI Theory and Parallel Supercomputing. MIT\/LCS\/ TM 402. MIT, 545 Technology Sq","author":"Leiserson Charles E.","unstructured":"Charles E. Leiserson. 1989. VLSI Theory and Parallel Supercomputing. MIT\/LCS\/ TM 402. MIT, 545 Technology Sq., Cambridge, MA 02139."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00018"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00054"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00033"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00069"},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications.","author":"Nguyen Tan","year":"2023","unstructured":"Tan Nguyen, Zachary Blair, Stephen Neuendorffer, and John Wawrzynek. 2023. SPADES:AProductive Design Flowfor Versal Programmable Logic. In Proceedings of the International Conference on Field-Programmable Logic and Applications."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974201"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00047"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2943570"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393273"},{"key":"e_1_3_2_1_32_1","volume-title":"Min Gao, and Jason Cong.","author":"Sohrabizadeh Atefeh","year":"2022","unstructured":"Atefeh Sohrabizadeh, Cody Hao Yu, Min Gao, and Jason Cong. 2022. AutoDSE: Enabling Software Programmers to Design Efficient FPGA Accelerators. ACM Transactions on Reconfigurable Technology and Systems (2022)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3468044.3468047"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2844093"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00035"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507740"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00026"},{"key":"e_1_3_2_1_39_1","unstructured":"Xilinx Inc. 2021. UG909: Vivado Design Suite User Guide: Dynamic Function eXchange. Xilinx Inc. 2100 Logic Drive San Jose CA 95124. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2021_1\/ug909-vivado-partial-reconfiguration.pdf"},{"key":"e_1_3_2_1_40_1","volume-title":"Chimera: A Hybrid Machine Learning-Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis. In Intelligent Data Engineering and Automated Learning","author":"Yu Mang","year":"2021","unstructured":"Mang Yu, Sitao Huang, and Deming Chen. 2021. Chimera: A Hybrid Machine Learning-Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis. In Intelligent Data Engineering and Automated Learning. Springer- Verlag, Berlin, Heidelberg."},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1130--1135","author":"Zhao J.","unstructured":"J. Zhao, T. Liang, S. Sinha, and W. Zhang. 2019. Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1130--1135."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"}],"event":{"name":"FPGA '24: The 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637560","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3626202.3637560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T22:04:36Z","timestamp":1755900276000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637560"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":42,"alternative-id":["10.1145\/3626202.3637560","10.1145\/3626202"],"URL":"https:\/\/doi.org\/10.1145\/3626202.3637560","relation":{},"subject":[],"published":{"date-parts":[[2024,4]]},"assertion":[{"value":"2024-04-02","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}