{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T03:37:50Z","timestamp":1777606670080,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1145\/3626202.3637567","type":"proceedings-article","created":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T18:04:51Z","timestamp":1712081091000},"page":"165-175","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A Statically and Dynamically Scalable Soft GPGPU"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8206-2077","authenticated-orcid":false,"given":"Martin","family":"Langhammer","sequence":"first","affiliation":[{"name":"Intel Corporation & Imperial College London, Swindon, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0201-310X","authenticated-orcid":false,"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2016. Nios II Classic Processor Reference GuideNios II Classic Processor Reference Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683620\/ current\/overview-67435.html."},{"key":"e_1_3_2_1_2_1","unstructured":"2017. FFT IP Core: User Guide. https:\/\/www.intel.co.uk\/content\/www\/uk\/en\/ products\/details\/fpga\/intellectual-property\/dsp\/fft.html."},{"key":"e_1_3_2_1_3_1","unstructured":"2017. High-speed Reed-Solomon IP Core User Guide. https:\/\/www.intel.com\/ content\/www\/us\/en\/docs\/programmable\/683120\/17--1\/about-the-high-speedreed- solomon-ip-core.html."},{"key":"e_1_3_2_1_4_1","unstructured":"2018. Microblaze Processor Reference Guide. https:\/\/docs.xilinx.com\/v\/u\/2018.2- English\/ug984-vivado-microblaze-ref."},{"key":"e_1_3_2_1_5_1","unstructured":"2020. HB0919 Handbook CoreVectorBlox. https:\/\/www.microsemi.com\/existingparts\/ parts\/152678."},{"key":"e_1_3_2_1_6_1","unstructured":"2021. Block-by-Block Configurable Fast Fourier Transform Implementation on AI Engine (XAPP1356). https:\/\/docs.xilinx.com\/r\/en-US\/xapp1356-fft-ai-engine\/FFTon- Multiple-AI-Engines."},{"key":"e_1_3_2_1_7_1","unstructured":"2021. Intel Agilex7 FPGAs and SoCs F-Series: Product Table. https:\/\/www.intel. com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/intel-agilex-fseries- product-table.pdf."},{"key":"e_1_3_2_1_8_1","unstructured":"2022. Fast Fourier Transform v9.1. https:\/\/www.xilinx.com\/content\/dam\/xilinx\/ support\/documents\/ip_documentation\/xfft\/v9_1\/pg109-xfft.pdf."},{"key":"e_1_3_2_1_9_1","unstructured":"2022. Nios V Processor Reference Manual. https:\/\/www.intel.com\/content\/www\/ us\/en\/products\/details\/fpga\/nios-processor\/v.html."},{"key":"e_1_3_2_1_10_1","unstructured":"2023. Floating-Point IP Cores User Guide. https:\/\/www.intel.com\/content\/www\/ us\/en\/docs\/programmable\/683750\/23--1\/about-floating-point-ip-cores.html."},{"key":"e_1_3_2_1_11_1","unstructured":"2023. Intel Agilex 7 Variable Precision DSP Blocks. https:\/\/www.intel.com\/content\/ www\/us\/en\/docs\/programmable\/683037\/23--3\/variable-precision-dsp-blocksoverview. html."},{"key":"e_1_3_2_1_12_1","unstructured":"2023. Intel Agilex7 Embedded Memory User Guide. https:\/\/www.intel.com\/ content\/www\/us\/en\/docs\/programmable\/683241\/23--2\/embedded-memoryoverview. html."},{"key":"e_1_3_2_1_13_1","unstructured":"2023. Versal Adaptive SoC AI Engine Architecture Manual (AM009). https:\/\/docs. xilinx.com\/v\/u\/en-US\/wp506-ai-engine."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412112"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847273"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","unstructured":"Kevin Andryc. 2018. An Architecture Evaluation and Implementaiton of a Soft GPGPU for FPGAs. (2018). https:\/\/doi.org\/10.7275\/12722172","DOI":"10.7275\/12722172"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2764908"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629443"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082783"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375308"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123953"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470679"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"e_1_3_2_1_27_1","volume-title":"High Density and Performance Multiplication for FPGA. In 25th IEEE Symposium on Computer Arithmetic, ARITH 2018","author":"Langhammer Martin","year":"2018","unstructured":"Martin Langhammer and Gregg Baeckler. 2018. High Density and Performance Multiplication for FPGA. In 25th IEEE Symposium on Computer Arithmetic, ARITH 2018, Amherst, MA, USA, June 25--27, 2018. IEEE, 5--12. https:\/\/doi.org\/10.1109\/ ARITH.2018.8464695"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00047"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412146"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658993"}],"event":{"name":"FPGA '24: The 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637567","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3626202.3637567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T22:04:06Z","timestamp":1755900246000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637567"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":31,"alternative-id":["10.1145\/3626202.3637567","10.1145\/3626202"],"URL":"https:\/\/doi.org\/10.1145\/3626202.3637567","relation":{},"subject":[],"published":{"date-parts":[[2024,4]]},"assertion":[{"value":"2024-04-02","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}