{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:02:30Z","timestamp":1767852150085,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Swiss National Science Foundation","award":["215747"],"award-info":[{"award-number":["215747"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1145\/3626202.3637570","type":"proceedings-article","created":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T18:04:51Z","timestamp":1712081091000},"page":"188-198","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Suppressing Spurious Dynamism of Dataflow Circuits via Latency and Occupancy Balancing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7172-6720","authenticated-orcid":false,"given":"Jiahui","family":"Xu","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6659-8533","authenticated-orcid":false,"given":"Lana","family":"Josipovi\u0107","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.26"},{"key":"e_1_3_2_1_2_1","volume-title":"Magnanti","author":"Bradley Stephen P.","year":"1977","unstructured":"Stephen P. Bradley, Arnoldo C. Hax, and Thomas L. Magnanti. 1977. Applied Mathematical Programming. Addison-Wesley Publishing Company."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430572"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397291"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08867-9_22"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375297"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the 30th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Cheng Jianyi","unstructured":"Jianyi Cheng, Join Wickerson, and George A. Constantinides. 2022. Finding and Finessing Static Islands in Dynamically Scheduled Circuits. In Proceedings of the 30th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. Virtual Event, CA, 89--100."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 15th ACM-IEEE International Conference on Formal Methods and Models for System Design","author":"Edwards Stephen A.","unstructured":"Stephen A. Edwards, Richard Townsend, and Martha A. Kim. 2017. Compositional Dataflow Circuits. In Proceedings of the 15th ACM-IEEE International Conference on Formal Methods and Models for System Design. Vienna, 175--84."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00046"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439289"},{"key":"e_1_3_2_1_14_1","unstructured":"Gurobi Optimization LLC. 2022. Gurobi Optimizer Reference Manual. https: \/\/www.gurobi.com"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition","author":"Jain Abhishek Kumar","unstructured":"Abhishek Kumar Jain, Douglas L. Maskell, and Suhaib A. Fahmy. 2016. Throughput oriented FPGA overlays using DSP blocks. In Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition. Dresden, Germany, 1628--33."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 28th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Josipovic Lana","year":"2020","unstructured":"Lana Josipovic, Andrea Guerrieri, and Paolo Ienne. 2020. Dynamatic: From C\/C to dynamically scheduled circuits. In Proceedings of the 28th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. Seaside, CA, 1--10."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071631"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375314"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3105574"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3225209.3225214"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 4th International Conference on the Mathematics of Program Construction","author":"Manohar Rajit","unstructured":"Rajit Manohar and Alain J. Martin. 1998. Slack Elasticity in Concurrent Computing. In Proceedings of the 4th International Conference on the Mathematics of Program Construction. London, 272--85."},{"key":"e_1_3_2_1_24_1","unstructured":"Mentor Graphics. 2016. ModelSim. https:\/\/www.mentor.com\/products\/fv\/ modelsim\/"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561873"},{"key":"e_1_3_2_1_26_1","volume-title":"Polybench: The polyhedral benchmark suite. https: \/\/web.cs.ucla.edu\/~pouchet\/software\/polybench\/","author":"Pouchet Louis-No\u00ebl","year":"2012","unstructured":"Louis-No\u00ebl Pouchet. 2012. Polybench: The polyhedral benchmark suite. https: \/\/web.cs.ucla.edu\/~pouchet\/software\/polybench\/"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00063"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00009"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the 25th International Conference on Computer-Aided Design","author":"Venkataramani Girish","unstructured":"Girish Venkataramani and Seth C. Goldstein. 2006. Leveraging protocol knowledge in slack matching. In Proceedings of the 25th International Conference on Computer-Aided Design. San Jose, CA, 724--29."},{"key":"e_1_3_2_1_30_1","volume-title":"Vivado High-Level Synthesis","author":"Xilinx Inc. 2018.","unstructured":"Xilinx Inc. 2018. Vivado High-Level Synthesis. Xilinx Inc. http:\/\/www.xilinx.com\/ products\/design-tools\/vivado\/integration\/esl-design.html"},{"key":"e_1_3_2_1_31_1","volume-title":"Vivado Design Suite","author":"Xilinx Inc. 2020.","year":"2019","unstructured":"Xilinx Inc. 2020. Vivado Design Suite. Xilinx Inc. https:\/\/docs.xilinx.com\/v\/u\/ 2019.2-English\/ug901-vivado-synthesis"},{"key":"e_1_3_2_1_32_1","unstructured":"Xilinx Inc. 2023. Vitis HLS. Xilinx Inc. https:\/\/docs.xilinx.com\/r\/en-US\/ug1399- vitis-hls"},{"key":"e_1_3_2_1_33_1","volume-title":"Research Artifact for FPGA '24: Suppressing Spurious Dynamism of Dataflow Circuits via Latency and Occupancy Balancing. https:\/\/doi.org\/10","author":"Xu Jiahui","year":"2023","unstructured":"Jiahui Xu. 2023. Research Artifact for FPGA '24: Suppressing Spurious Dynamism of Dataflow Circuits via Latency and Occupancy Balancing. https:\/\/doi.org\/10. 5281\/zenodo.10307409"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323796"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573196"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561872"}],"event":{"name":"FPGA '24: The 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637570","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3626202.3637570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T22:03:42Z","timestamp":1755900222000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637570"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":36,"alternative-id":["10.1145\/3626202.3637570","10.1145\/3626202"],"URL":"https:\/\/doi.org\/10.1145\/3626202.3637570","relation":{},"subject":[],"published":{"date-parts":[[2024,4]]},"assertion":[{"value":"2024-04-02","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}