{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:32:18Z","timestamp":1763724738919,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Agency for Science, Technology and Research","doi-asserted-by":"publisher","award":["21709"],"award-info":[{"award-number":["21709"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Research Foundation Singapore, Quantum Engineering Programme 2.0 (National Quantum Computing Hub)","award":["NRF2021-QEP2-02-P01"],"award-info":[{"award-number":["NRF2021-QEP2-02-P01"]}]},{"name":"Singapore Government?s Research, Innovation and Enterprise 2020 Plan (Advanced Manufacturing and Engineering domain)","award":["A1687b0033"],"award-info":[{"award-number":["A1687b0033"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1145\/3626202.3637576","type":"proceedings-article","created":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T18:04:51Z","timestamp":1712081091000},"page":"235-245","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Table-Lookup MAC: Scalable Processing of Quantised Neural Networks in FPGA Soft Logic"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7332-1663","authenticated-orcid":false,"given":"Daniel","family":"Gerlinghoff","sequence":"first","affiliation":[{"name":"Institute of High Performance Computing, Agency for Science, Technology and Research, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9343-7517","authenticated-orcid":false,"given":"Benjamin Chen Ming","family":"Choong","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Agency for Science, Technology and Research, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9116-1595","authenticated-orcid":false,"given":"Rick Siow Mong","family":"Goh","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Agency for Science, Technology and Research, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4281-2053","authenticated-orcid":false,"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[{"name":"National University of Singapore, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3415-3676","authenticated-orcid":false,"given":"Tao","family":"Luo","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Agency for Science, Technology and Research, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The European Symposium on Artificial Neural Networks. 299--305","author":"Aleksander Igor","year":"2009","unstructured":"Igor Aleksander, Massimo De Gregorio, Felipe Maia Galv ao Fran\u00e7a, Priscila Machado Vieira Lima, and Helen Morton. 2009. A brief introduction to Weightless Neural Systems. In The European Symposium on Artificial Neural Networks. 299--305. https:\/\/api.semanticscholar.org\/CorpusID:15177925"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Marta Andronic and George A Constantinides. 2023. PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference. arXiv preprint arXiv:2309.02334.","DOI":"10.1109\/ICFPT59805.2023.00012"},{"key":"e_1_3_2_1_3_1","volume-title":"CoMeFa: Compute-in-Memory Blocks for FPGAs. In 2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 1--9.","author":"Arora Aman","year":"2022","unstructured":"Aman Arora, Tanmay Anand, Aatman Borda, Rishabh Sehgal, Bagus Hanindhito, Jaydeep Kulkarni, and Lizy K John. 2022. CoMeFa: Compute-in-Memory Blocks for FPGAs. In 2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 1--9."},{"key":"e_1_3_2_1_4_1","volume-title":"CoMeFa: Deploying Compute-in-Memory on FPGAs for Deep Learning Acceleration. ACM Transactions on Reconfigurable Technology and Systems","author":"Arora Aman","year":"2023","unstructured":"Aman Arora, Atharva Bhamburkar, Aatman Borda, Tanmay Anand, Rishabh Sehgal, Bagus Hanindhito, Pierre-Emmanuel Gaillardon, Jaydeep Kulkarni, and Lizy K John. 2023. CoMeFa: Deploying Compute-in-Memory on FPGAs for Deep Learning Acceleration. ACM Transactions on Reconfigurable Technology and Systems (2023)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.04.021"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW50498.2020.00356"},{"key":"e_1_3_2_1_7_1","volume-title":"BRAMAC: Compute-in-BRAM Architectures for Multiply-Accumulate on FPGAs. arXiv preprint arXiv:2304.03974","author":"Chen Yuzong","year":"2023","unstructured":"Yuzong Chen and Mohamed S Abdelfattah. 2023. BRAMAC: Compute-in-BRAM Architectures for Multiply-Accumulate on FPGAs. arXiv preprint arXiv:2304.03974 (2023)."},{"key":"e_1_3_2_1_8_1","volume-title":"Vijayalakshmi Srinivasan, and Kailash Gopalakrishnan.","author":"Choi Jungwook","year":"2018","unstructured":"Jungwook Choi, Zhuo Wang, Swagath Venkataramani, Pierce I-Jen Chuang, Vijayalakshmi Srinivasan, and Kailash Gopalakrishnan. 2018. Pact: Parameterized clipping activation for quantized neural networks. arXiv preprint arXiv:1805.06085 (2018)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1093\/imaiai\/iay008"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Charles Eckert et al. 2018. Neural cache: Bit-serial in-cache acceleration of deep neural networks. In ISCA. IEEE 383--396.","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_2_1_11_1","volume-title":"Learned Step Size Quantization. In International Conference on Learning Representations. https:\/\/openreview.net\/forum?id=rkgO66VKDS","author":"Esser Steven K","year":"2020","unstructured":"Steven K Esser, Jeffrey L McKinstry, Deepika Bablani, Rathinakumar Appuswamy, and Dharmendra S Modha. 2020. Learned Step Size Quantization. In International Conference on Learning Representations. https:\/\/openreview.net\/forum?id=rkgO66VKDS"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702797"},{"key":"e_1_3_2_1_13_1","volume-title":"F8net: Fixed-point 8-bit only multiplication for network quantization. arXiv preprint arXiv:2202.05239","author":"Jin Qing","year":"2022","unstructured":"Qing Jin, Jian Ren, Richard Zhuang, Sumant Hanumante, Zhengang Li, Zhiyu Chen, Yanzhi Wang, Kaiyuan Yang, and Sergey Tulyakov. 2022. F8net: Fixed-point 8-bit only multiplication for network quantization. arXiv preprint arXiv:2202.05239 (2022)."},{"key":"e_1_3_2_1_14_1","volume-title":"Soon-Wan Kwon, Yongmin Ju, Minje Kim, Wooseok Yi, Shinhee Han, et al.","author":"Jung Seungchul","year":"2022","unstructured":"Seungchul Jung, Hyungwoo Lee, Sungmeen Myung, Hyunsoo Kim, Seung Keun Yoon, Soon-Wan Kwon, Yongmin Ju, Minje Kim, Wooseok Yi, Shinhee Han, et al. 2022. A crossbar array of magnetoresistive memory devices for in-memory computing. Nature, Vol. 601, 7892 (2022), 211--216."},{"key":"e_1_3_2_1_15_1","volume-title":"Making BRAMs Compute: Creating Scalable Computational Memory Fabric Overlays. In 2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 224--224","author":"Arafat Kabir MD","year":"2023","unstructured":"MD Arafat Kabir, Joshua Hollis, Atiyehsadat Panahi, Jason Bakos, Miaoqing Huang, and David Andrews. 2023. Making BRAMs Compute: Creating Scalable Computational Memory Fabric Overlays. In 2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 224--224."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.3008996"},{"key":"e_1_3_2_1_17_1","volume-title":"International conference on machine learning. PMLR, 5506--5518","author":"Kim Sehoon","year":"2021","unstructured":"Sehoon Kim, Amir Gholami, Zhewei Yao, Michael W Mahoney, and Kurt Keutzer. 2021. I-bert: Integer-only bert quantization. In International conference on machine learning. PMLR, 5506--5518."},{"key":"e_1_3_2_1_18_1","volume-title":"Design of High-Throughput Mixed-Precision CNN Accelerators on FPGA. In 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL). IEEE, 358--365","author":"Latotzke Cecilia","year":"2022","unstructured":"Cecilia Latotzke, Tim Ciesielski, and Tobias Gemmeke. 2022. Design of High-Throughput Mixed-Precision CNN Accelerators on FPGA. In 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL). IEEE, 358--365."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3055240"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52688.2022.00489"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01267-0_44"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"e_1_3_2_1_23_1","volume-title":"LogicWiSARD: Memoryless Synthesis of Weightless Neural Networks. In 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE, 19--26","author":"Miranda Igor DS","year":"2022","unstructured":"Igor DS Miranda, Aman Arora, Zachary Susskind, Luis AQ Villon, Rafael F Katopodis, Diego LC Dutra, Leandro S De Ara\u00fajo, Priscila MV Lima, Felipe MG Francc a, Lizy K John, et al. 2022. LogicWiSARD: Memoryless Synthesis of Weightless Neural Networks. In 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE, 19--26."},{"key":"e_1_3_2_1_24_1","first-page":"47","article-title":"Massively parallel combinational binary neural networks for edge processing","volume":"86","author":"Murovivc Tadej","year":"2019","unstructured":"Tadej Murovivc and Andrej Trost. 2019. Massively parallel combinational binary neural networks for edge processing. Elektrotehniski Vestnik , Vol. 86, 1\/2 (2019), 47--53.","journal-title":"Elektrotehniski Vestnik"},{"key":"e_1_3_2_1_25_1","volume-title":"Bibert: Accurate fully binarized bert. arXiv preprint arXiv:2203.06390","author":"Qin Haotong","year":"2022","unstructured":"Haotong Qin, Yifu Ding, Mingyuan Zhang, Qinghua Yan, Aishan Liu, Qingqing Dang, Ziwei Liu, and Xianglong Liu. 2022. Bibert: Accurate fully binarized bert. arXiv preprint arXiv:2203.06390 (2022)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-20083-0_23"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00055"},{"key":"e_1_3_2_1_29_1","volume-title":"fpgaConvNet: Mapping regular and irregular convolutional neural networks on FPGAs","author":"Venieris Stylianos I","year":"2018","unstructured":"Stylianos I Venieris and Christos-Savvas Bouganis. 2018. fpgaConvNet: Mapping regular and irregular convolutional neural networks on FPGAs. IEEE transactions on neural networks and learning systems, Vol. 30, 2 (2018), 326--342."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00014"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502360"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00018"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Yin Wang Hongwei Tang Yufeng Xie Xinyu Chen Shunli Ma Zhengzong Sun Qingqing Sun Lin Chen Hao Zhu Jing Wan et al. 2021b. An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations. Nature communications Vol. 12 1 (2021) 3347.","DOI":"10.1038\/s41467-021-23719-3"},{"key":"e_1_3_2_1_34_1","unstructured":"Xilinx. 2017. UltraScale Architecture Configurable Logic Block User Guide (UG574). Advanced Micro Devices. https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug574-ultrascale-clb"},{"key":"e_1_3_2_1_35_1","first-page":"27168","article-title":"Zeroquant: Efficient and affordable post-training quantization for large-scale transformers","volume":"35","author":"Yao Zhewei","year":"2022","unstructured":"Zhewei Yao, Reza Yazdani Aminabadi, Minjia Zhang, Xiaoxia Wu, Conglong Li, and Yuxiong He. 2022. Zeroquant: Efficient and affordable post-training quantization for large-scale transformers. Advances in Neural Information Processing Systems , Vol. 35 (2022), 27168--27183.","journal-title":"Advances in Neural Information Processing Systems"}],"event":{"name":"FPGA '24: The 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '24"},"container-title":["Proceedings of the 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637576","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3626202.3637576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T22:03:50Z","timestamp":1755900230000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3626202.3637576"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":35,"alternative-id":["10.1145\/3626202.3637576","10.1145\/3626202"],"URL":"https:\/\/doi.org\/10.1145\/3626202.3637576","relation":{},"subject":[],"published":{"date-parts":[[2024,4]]},"assertion":[{"value":"2024-04-02","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}