{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T04:42:35Z","timestamp":1784868155637,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":68,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1145\/3627703.3650061","type":"proceedings-article","created":{"date-parts":[[2024,4,18]],"date-time":"2024-04-18T06:28:28Z","timestamp":1713421708000},"page":"818-833","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":37,"title":["Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-8613-6682","authenticated-orcid":false,"given":"Yupeng","family":"Tang","sequence":"first","affiliation":[{"name":"Yale University and ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3837-8458","authenticated-orcid":false,"given":"Ping","family":"Zhou","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3768-1917","authenticated-orcid":false,"given":"Wenhui","family":"Zhang","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1505-2907","authenticated-orcid":false,"given":"Henry","family":"Hu","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3719-1782","authenticated-orcid":false,"given":"Qirui","family":"Yang","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5502-159X","authenticated-orcid":false,"given":"Hao","family":"Xiang","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1968-4081","authenticated-orcid":false,"given":"Tongping","family":"Liu","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0465-643X","authenticated-orcid":false,"given":"Jiaxin","family":"Shan","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1051-4957","authenticated-orcid":false,"given":"Ruoyun","family":"Huang","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0295-6979","authenticated-orcid":false,"given":"Cheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2622-4075","authenticated-orcid":false,"given":"Cheng","family":"Chen","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2358-7946","authenticated-orcid":false,"given":"Hui","family":"Zhang","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9533-3446","authenticated-orcid":false,"given":"Fei","family":"Liu","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-9483-7310","authenticated-orcid":false,"given":"Shuai","family":"Zhang","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5688-7611","authenticated-orcid":false,"given":"Xiaoning","family":"Ding","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3734-892X","authenticated-orcid":false,"given":"Jianjun","family":"Chen","sequence":"additional","affiliation":[{"name":"ByteDance"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,4,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Dez Blanchfield. The cloud native convergence: A new era of data-intensive applications. https:\/\/elnion.com\/2023\/06\/05\/the-cloud-native-convergence-a-new-era-of-data-intensive- applications\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304061"},{"key":"e_1_3_2_1_3_1","first-page":"601","volume-title":"2023 USENIX Annual Technical Conference (USENIX ATC 23)","author":"Yang Shao-Peng","year":"2023","unstructured":"Shao-Peng Yang, Minjae Kim, Sanghyun Nam, Juhyung Park, Jin yong Choi, Eyee Hyun Nam, Eunji Lee, Sungjin Lee, and Bryan S. Kim. Overcoming the memory wall with CXL-Enabled SSDs. In 2023 USENIX Annual Technical Conference (USENIX ATC 23), pages 601--617, Boston, MA, July 2023. USENIX Association."},{"key":"e_1_3_2_1_4_1","unstructured":"Compute Express Link (CXL). https:\/\/www.computeexpresslink.org\/."},{"key":"e_1_3_2_1_5_1","volume-title":"First-generation memory disaggregation for cloud platforms. arXiv preprint arXiv:2203.00241","author":"Li Huaicheng","year":"2022","unstructured":"Huaicheng Li, Daniel S Berger, Stanko Novakovic, Lisa Hsu, Dan Ernst, Pantea Zardoshti, Monish Shah, Ishwar Agarwal, Mark Hill, Marcus Fontoura, et al. First-generation memory disaggregation for cloud platforms. arXiv preprint arXiv:2203.00241, 2022."},{"key":"e_1_3_2_1_6_1","volume-title":"A case for cxl-centric server processors","author":"Cho Albert","year":"2023","unstructured":"Albert Cho, Anish Saxena, Moinuddin Qureshi, and Alexandros Daglis. A case for cxl-centric server processors, 2023."},{"key":"e_1_3_2_1_7_1","unstructured":"Leo Memory Connectivity Platform for CXL 1.1 and 2.0. https:\/\/www.asteralabs.com\/wp-content\/uploads\/2022\/08\/Astera_Labs_Leo_Aurora_Product_FINAL.pdf."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","volume":"2","author":"Li Huaicheng","year":"2022","unstructured":"Huaicheng Li, Daniel S. Berger, Stanko Novakovic, Lisa R. Hsu, Dan Ernst, Pantea Zardoshti, Monish Shah, Samir Rajadnya, Scott Lee, Ishwar Agarwal, Mark D. Hill, Marcus Fontoura, and Ricardo Bianchini. Pond: Cxl-based memory pooling systems for cloud platforms. Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2, 2022."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_2_1_12_1","first-page":"287","volume-title":"2022 USENIX Annual Technical Conference (USENIX ATC 22)","author":"Gouk Donghyun","year":"2022","unstructured":"Donghyun Gouk, Sangwon Lee, Miryeong Kwon, and Myoungsoo Jung. Direct access, High-Performance memory disaggregation with DirectCXL. In 2022 USENIX Annual Technical Conference (USENIX ATC 22), pages 287--294, Carlsbad, CA, July 2022. USENIX Association."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3240774"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3228561"},{"key":"e_1_3_2_1_16_1","unstructured":"What Are PCIe 4.0 and 5.0? https:\/\/www.intel.com\/content\/www\/us\/en\/gaming\/resources\/what-is-pcie-4-and-why-does-it-matter.html."},{"key":"e_1_3_2_1_17_1","volume-title":"An introduction to the compute express link (cxl) interconnect","author":"Sharma Debendra Das","year":"2023","unstructured":"Debendra Das Sharma, Robert Blankenship, and Daniel S. Berger. An introduction to the compute express link (cxl) interconnect, 2023."},{"key":"e_1_3_2_1_18_1","volume-title":"Intel launches 4th gen xeon scalable processors, max series cpus. https:\/\/www.intel. com\/content\/www\/us\/en\/newsroom\/news\/","author":"Intel Corporation","unstructured":"Intel Corporation. Intel launches 4th gen xeon scalable processors, max series cpus. https:\/\/www.intel. com\/content\/www\/us\/en\/newsroom\/news\/."},{"key":"e_1_3_2_1_19_1","volume-title":"96-Core 5nm Genoa","author":"Unveils AMD","year":"2022","unstructured":"AMD Unveils Zen 4 CPU Roadmap: 96-Core 5nm Genoa in 2022, 128-Core Bergamo in 2023. https:\/\/wccftech.com\/intel-clearwater-forest-e-core-xeon-cpus-up-to-288-cores-higher-ipc-more-cache\/."},{"key":"e_1_3_2_1_20_1","unstructured":"Montage Technology. Cxl memory expander controller (mxc). https:\/\/www.montage-tech.com\/MXC accessedin2023."},{"key":"e_1_3_2_1_21_1","unstructured":"CZ120 memory expansion module. https:\/\/www.micron.com\/products\/memory\/cxl-memory."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535090"},{"key":"e_1_3_2_1_23_1","unstructured":"Intel Corporation. Intel Agilex\u00ae 7 FPGA and SoC FPGA I-Series. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/agilex\/7\/i-series.html."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"e_1_3_2_1_25_1","unstructured":"J. Weiner. [PATCH] mm: mempolicy: N:M interleave policy for tiered memory nodes. https:\/\/lore.kernel.org\/linux-mm\/YqD0%2FtzFwXvJ1gK6@cmpxchg.org\/T\/."},{"key":"e_1_3_2_1_26_1","unstructured":"NUMA balancing: optimize memory placement for memory tiering system. https:\/\/lore.kernel.org\/linux-mm\/20220221084529.1052339-1-ying.huang@intel.com\/."},{"key":"e_1_3_2_1_27_1","unstructured":"Tiered memory: Hot page selection. https:\/\/lore.kernel.org\/lkml\/20220622083519.708236-2-ying.huang@intel.com\/T\/."},{"key":"e_1_3_2_1_28_1","unstructured":"Transparent Page Placement for Tiered-Memory. https:\/\/lore.kernel.org\/all\/cover.1637778851.git.hasanalmaruf@fb.com\/."},{"key":"e_1_3_2_1_29_1","unstructured":"David L Mulnix. Intel\u00ae Xeon\u00ae Processor Scalable Family Technical Overview. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/xeon-processor-scalable-family-technical-overview.html."},{"key":"e_1_3_2_1_30_1","unstructured":"A. Cho and et al. A Case for CXL-Centric Server Processors. https:\/\/arxiv.org\/abs\/2305.05033."},{"key":"e_1_3_2_1_31_1","first-page":"199","volume-title":"20th USENIX Conference on File and Storage Technologies (FAST 22)","author":"Yi Jifei","year":"2022","unstructured":"Jifei Yi, Benchao Dong, Mingkai Dong, Ruizhe Tong, and Haibo Chen. MT2: Memory bandwidth regulation on hybrid NVM\/DRAM platforms. In 20th USENIX Conference on File and Storage Technologies (FAST 22), pages 199--216, Santa Clara, CA, February 2022. USENIX Association."},{"key":"e_1_3_2_1_32_1","unstructured":"Intel Corporation. Intel\u00ae Performance Counter Monitor (Intel\u00ae PCM). https:\/\/github.com\/intel\/pcm."},{"key":"e_1_3_2_1_33_1","unstructured":"Intel Corporation. Intel Unveils Future-Generation Xeon with Robust Performance and Efficiency Architectures. https:\/\/www.intel.com\/content\/www\/us\/en\/newsroom\/news\/intel-unveils-future-generation-xeon.html."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_35_1","unstructured":"Redis.. https:\/\/redis.io\/."},{"key":"e_1_3_2_1_36_1","unstructured":"Tecton.ai. Managing your Redis Cluster. https:\/\/docs.tecton.ai\/docs\/0.5\/setting-up-tecton\/setting-up-other-components\/managing- your-redis-cluster."},{"key":"e_1_3_2_1_37_1","unstructured":"Google Cloud. Memory management best practices. https:\/\/cloud.google.com\/memorystore\/docs\/redis\/memory-management-best-practices."},{"key":"e_1_3_2_1_38_1","volume-title":"https:\/\/redis.io\/docs\/about\/redis-enterprise\/","author":"Redis","year":"2023","unstructured":"Redis enterprise. https:\/\/redis.io\/docs\/about\/redis-enterprise\/, 2023."},{"key":"e_1_3_2_1_39_1","unstructured":"Auto Tiering Extend Redis Enterprise databases beyond DRAM limits. https:\/\/redis.com\/redis-enterprise\/technology\/auto-tiering\/#:~:text=Redis%20Enterprise's%20auto%20tiering%20lets compared%20to%20only%20DRAM%20deployments."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.10.016"},{"key":"e_1_3_2_1_41_1","unstructured":"Apache Spark. Unified engine for large-scale data analytics. https:\/\/spark.apache.org\/."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00080"},{"key":"e_1_3_2_1_43_1","unstructured":"TPC-H is a Decision Support Benchmark. https:\/\/www.tpc.org\/tpch\/."},{"key":"e_1_3_2_1_44_1","unstructured":"Ice Lake SP: Overview and technical documentation. (n.d.). Intel. ht tps:\/\/www.intel.com\/content\/www\/us\/en\/products\/platforms\/details\/ice-lake-sp.html."},{"key":"e_1_3_2_1_45_1","unstructured":"4th Gen Intel Xeon Processor Scalable Family sapphire rapids. (n.d.). Intel. https: \/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html#gs.3m5uv2."},{"key":"e_1_3_2_1_46_1","unstructured":"McDowell S. (2023 December 18). Intel launches 5th generation \"Emerald Rapids\" Xeon processors. Forbes. https:\/\/www.forbes.com\/sites\/stevemcdowell\/2023\/12\/17\/intel-launches-5th-generation-emerald-rapids-xeon-processors\/."},{"key":"e_1_3_2_1_47_1","unstructured":"Kennedy Patrick. \"Intel Shows Granite Rapids and Sierra Forest Motherboards at OCP Summit 2023.\" ServeTheHome 26 Oct. 2023 . www.servethehome.com\/intel-shows-granite-rapids-and-sierra-forest-motherboards-at-ocp-summit-2023-qct-wistron."},{"key":"e_1_3_2_1_48_1","unstructured":"Mujtaba H. (2023 December 1). Intel Clearwater Forest E-Core Only Xeon CPUs to offer up to 288 cores. https:\/\/wccftech.com\/intel-clearwater-forest-e-core-xeon-cpus-up-to-288-cores-higher-ipc-more-cache\/."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2010.35"},{"key":"e_1_3_2_1_50_1","volume-title":"https:\/\/aws.amazon.com\/ec2\/instance-types\/m7a\/","author":"Instances Amazon","year":"2023","unstructured":"Amazon EC2 M7a Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/m7a\/, 2023."},{"key":"e_1_3_2_1_51_1","volume-title":"https:\/\/aws.amazon.com\/ec2\/instance-types\/m7i\/","author":"Instances Amazon","year":"2023","unstructured":"Amazon EC2 M7i Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/m7i\/, 2023."},{"key":"e_1_3_2_1_52_1","unstructured":"Intel Shows Granite Rapids and Sierra Forest Motherboards at OCP Summit 2023. https:\/\/www.servethehome.com\/intel-shows-granite-rapids-and-sierra-forest-motherboards-at-ocp-summit-2023-qct-wistron\/."},{"key":"e_1_3_2_1_53_1","unstructured":"Elastic Compute Service Volcano Engine Bytedance. https:\/\/www.volcengine.com\/product\/ecs."},{"key":"e_1_3_2_1_54_1","volume-title":"MoE. https:\/\/www.semianalysis.com\/p\/gpt-4-architecture-infrastructure","author":"Patel G. Wong D.","year":"2023","unstructured":"G. Wong D. Patel. GPT-4 Architecture, Infrastructure, Training Dataset, Costs, Vision, MoE. https:\/\/www.semianalysis.com\/p\/gpt-4-architecture-infrastructure, 2023."},{"key":"e_1_3_2_1_55_1","volume-title":"Joseph E. Gonzalez, Hao Zhang, and Ion Stoica. Efficient memory management for large language model serving with pagedattention","author":"Kwon Woosuk","year":"2023","unstructured":"Woosuk Kwon, Zhuohan Li, Siyuan Zhuang, Ying Sheng, Lianmin Zheng, Cody Hao Yu, Joseph E. Gonzalez, Hao Zhang, and Ion Stoica. Efficient memory management for large language model serving with pagedattention, 2023."},{"key":"e_1_3_2_1_56_1","unstructured":"Lightllm A Light and Fast Inference Service for LLM. https:\/\/github.com\/ModelTC\/lightllm."},{"key":"e_1_3_2_1_57_1","unstructured":"Julien Simon.Smaller is Better: Q8-Chat LLM is an Efficient Generative AI Experience on Intel\u00ae Xeon\u00ae Processors. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/case-study\/q8-chat-efficient-generative-ai-experience-xeon.html."},{"key":"e_1_3_2_1_58_1","volume-title":"Efficiently scaling transformer inference","author":"Pope Reiner","year":"2022","unstructured":"Reiner Pope, Sholto Douglas, Aakanksha Chowdhery, Jacob Devlin, James Bradbury, Anselm Levskaya, Jonathan Heek, Kefan Xiao, Shivani Agrawal, and Jeff Dean. Efficiently scaling transformer inference, 2022."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613165"},{"key":"e_1_3_2_1_60_1","unstructured":"Alpaca: A Strong Replicable Instruction-Following Model. https:\/\/crfm.stanford.edu\/2023\/03\/13\/alpaca.html."},{"key":"e_1_3_2_1_61_1","unstructured":"Nvidia GH200 Datasheet. https:\/\/resources.nvidia.com\/en-us-dgx-gh200\/nvidia-grace-hopper-superchip-datasheet."},{"key":"e_1_3_2_1_62_1","unstructured":"Apple Introduces M2 Ultra. https:\/\/www.apple.com\/newsroom\/2023\/06\/apple-introduces-m2-ultra\/."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589350"},{"key":"e_1_3_2_1_64_1","unstructured":"PCI-SIG explores an optical interconnect for higher PCIe performance. https:\/\/www.eenewseurope.com\/en\/pci-sig-explores-an-optical-connections-for-higher-pcie-performance\/."},{"key":"e_1_3_2_1_65_1","unstructured":"Ultra Ethernet Consortium. https:\/\/ultraethernet.org\/."},{"key":"e_1_3_2_1_66_1","first-page":"69","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Shan Yizhou","year":"2018","unstructured":"Yizhou Shan, Yutong Huang, Yilun Chen, and Yiying Zhang. LegoOS: A disseminated, distributed OS for hardware resource disaggregation. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), pages 69--87, Carlsbad, CA, October 2018. USENIX Association."},{"key":"e_1_3_2_1_67_1","first-page":"488","volume-title":"Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles, SOSP '21","author":"Yu Yanpeng","year":"2021","unstructured":"Seung-seob Lee, Yanpeng Yu, Yupeng Tang, Anurag Khandelwal, Lin Zhong, and Abhishek Bhattacharjee. Mind: In-network memory management for disaggregated data centers. In Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles, SOSP '21, page 488--504, New York, NY, USA, 2021. Association for Computing Machinery."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAS55553.2022.9925356"}],"event":{"name":"EuroSys '24: Nineteenth European Conference on Computer Systems","location":"Athens Greece","acronym":"EuroSys '24","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the Nineteenth European Conference on Computer Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3627703.3650061","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3627703.3650061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T01:14:32Z","timestamp":1755825272000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3627703.3650061"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":68,"alternative-id":["10.1145\/3627703.3650061","10.1145\/3627703"],"URL":"https:\/\/doi.org\/10.1145\/3627703.3650061","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]},"assertion":[{"value":"2024-04-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}