{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:43:17Z","timestamp":1773841397928,"version":"3.50.1"},"reference-count":60,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T00:00:00Z","timestamp":1702512000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Department of Science and Technology (DST), Govt. of India, for the Technology Innovation Hub at the IIT Ropar in the framework of the National Mission on Interdisciplinary Cyber-Physical Systems"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2023,12,31]]},"abstract":"<jats:p>Battery-less technology evolved to replace battery usage in space, deep mines, and other environments to reduce cost and pollution. Non-volatile memory (NVM) based processors were explored for saving the system state during a power failure. Such devices have a small SRAM and large non-volatile memory. To make the system energy efficient, we need to use SRAM efficiently. So we must select some portions of the application and map them to either SRAM or FRAM. This paper proposes an ILP-based memory mapping technique for intermittently powered IoT devices. Our proposed technique gives an optimal mapping choice that reduces the system\u2019s Energy-Delay Product (EDP). We validated our system using TI-based MSP430FR6989 and MSP430F5529 development boards. Our proposed memory configuration consumes 38.10% less EDP than the baseline configuration and 9.30% less EDP than the existing work under stable power. Our proposed configuration achieves 20.15% less EDP than the baseline configuration and 26.87% less EDP than the existing work under unstable power. This work supports intermittent computing and works efficiently during frequent power failures.<\/jats:p>","DOI":"10.1145\/3629524","type":"journal-article","created":{"date-parts":[[2023,10,20]],"date-time":"2023-10-20T21:45:06Z","timestamp":1697838306000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Mapi-Pro: An Energy Efficient Memory Mapping Technique for Intermittent Computing"],"prefix":"10.1145","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5800-060X","authenticated-orcid":false,"given":"Satya Jaswanth","family":"Badri","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Ropar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2215-9365","authenticated-orcid":false,"given":"Mukesh","family":"Saini","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Ropar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3824-9437","authenticated-orcid":false,"given":"Neeraj","family":"Goel","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Ropar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,12,14]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3323091"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3266555"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-023-09272-w"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807637"},{"key":"e_1_3_1_6_2","article-title":"LP solve : Opern source (Mixed-Integer) linear programming system (2007)","author":"Berkelaar M.","unstructured":"M. Berkelaar. [n. d.]. LP solve : Opern source (Mixed-Integer) linear programming system (2007). http:\/\/lpsolve.sourceforge.net\/5.5\/ ([n. d.]). https:\/\/cir.nii.ac.jp\/crid\/1570572699315934080","journal-title":"http:\/\/lpsolve.sourceforge.net\/5.5\/"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2934680"},{"key":"e_1_3_1_8_2","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1109\/ISLPED.2011.5993610","volume-title":"IEEE\/ACM International Symposium on Low Power Electronics and Design","author":"Chen Yiran","year":"2011","unstructured":"Yiran Chen, Weng-Fai Wong, Hai Li, and Cheng-Kok Koh. 2011. Processor caches built using multi-level spin-transfer torque ram cells. In IEEE\/ACM International Symposium on Low Power Electronics and Design. IEEE, 73\u201378."},{"key":"e_1_3_1_9_2","first-page":"45","volume-title":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Chen Yu-Ting","year":"2012","unstructured":"Yu-Ting Chen, Jason Cong, Hui Huang, Bin Liu, Chunyue Liu, Miodrag Potkonjak, and Glenn Reinman. 2012. Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design. In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 45\u201350."},{"key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/ISSCC19947.2020.9062955","volume-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Chih Yu-Der","year":"2020","unstructured":"Yu-Der Chih, Yi-Chun Shih, Chia-Fu Lee, Yen-An Chang, Po-Hao Lee, Hon-Jarn Lin, Yu-Lin Chen, Chieh-Pu Lo, Meng-Chun Shih, Kuei-Hung Shen, Harry Chuang, and Tsung-Yung Jonathan Chang. 2020. 13.3 A 22nm 32Mb embedded STT-MRAM with 10ns read speed, 1M cycle write endurance, 10 years retention at 150 c and high immunity to magnetic field interference. In 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 222\u2013224."},{"key":"e_1_3_1_11_2","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1145\/3352460.3358279","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Choi Jongouk","year":"2019","unstructured":"Jongouk Choi, Qingrui Liu, and Changhee Jung. 2019. CoSpec: Compiler directed speculative intermittent computation. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 399\u2013412."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589098"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2689010"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3417308.3430268"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331335"},{"issue":"4","key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3371236","article-title":"Compiler-support for critical data persistence in NVM","volume":"16","author":"Elkhouly Reem","year":"2019","unstructured":"Reem Elkhouly, Mohammad Alshboul, Akihiro Hayashi, Yan Solihin, and Keiji Kimura. 2019. Compiler-support for critical data persistence in NVM. ACM Transactions on Architecture and Code Optimization (TACO) 16, 4 (2019), 1\u201325.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"issue":"2","key":"e_1_3_1_18_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3563216","article-title":"ETAP: Energy-aware timing analysis of intermittent programs","volume":"22","author":"Erata Ferhat","year":"2023","unstructured":"Ferhat Erata, Eren Yildiz, Arda Goknil, Kasim Sinan Yildirim, Jakub Szefer, Ruzica Piskac, and Gokcin Sezgin. 2023. ETAP: Energy-aware timing analysis of intermittent programs. ACM TECS 22, 2 (2023), 1\u201331.","journal-title":"ACM TECS"},{"key":"e_1_3_1_19_2","doi-asserted-by":"crossref","first-page":"100194","DOI":"10.1016\/j.jii.2020.100194","article-title":"A review of logistics internet-of-things: Current trends and scope for future research","author":"Golp\u00eera H\u00eari\u015f","year":"2021","unstructured":"H\u00eari\u015f Golp\u00eera, Syed Abdul Rehman Khan, and Sina Safaeipour. 2021. A review of logistics internet-of-things: Current trends and scope for future research. Journal of Industrial Information Integration (2021), 100194.","journal-title":"Journal of Industrial Information Integration"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2238990"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3131672.3131699"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.joule.2019.11.018"},{"key":"e_1_3_1_26_2","unstructured":"Texas Instruments. 2018. MSP430FR5969 Launchpad Development Kit."},{"key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1109\/ISSCC.2019.8662393","volume-title":"2019 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Jain Pulkit","year":"2019","unstructured":"Pulkit Jain, Umut Arslan, Meenakshi Sekhar, Blake C. Lin, Liqiong Wei, Tanaya Sahu, Juan Alzate-Vinasco, Ajay Vangapaty, Mesut Meterelliyoz, Nathan Strutt, et\u00a0al. 2019. 13.2 A 3.6 Mb 10.1 Mb\/mm 2 embedded non-volatile ReRAM macro in 22nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5ns at 0.7 V. In 2019 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 212\u2013214."},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.63"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.52"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/2983628"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/2738051"},{"key":"e_1_3_1_32_2","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1145\/378239.379049","volume-title":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No. 01CH37232)","author":"Kandemir Mahmut","year":"2001","unstructured":"Mahmut Kandemir, J. Ramanujam, Mary Jane Irwin, Narayanan Vijaykrishnan, Ismail Kadayif, and Amisha Parikh. 2001. Dynamic management of scratch-pad memory space. In Proceedings of the 38th Design Automation Conference (IEEE Cat. No. 01CH37232). IEEE, 690\u2013695."},{"key":"e_1_3_1_33_2","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1145\/3492321.3519590","volume-title":"Proceedings of the Seventeenth European Conference on Computer Systems","author":"Khorguani Ana","year":"2022","unstructured":"Ana Khorguani, Thomas Ropars, and Noel De Palma. 2022. ResPCT: Fast checkpointing in non-volatile memory for multi-threaded applications. In Proceedings of the Seventeenth European Conference on Computer Systems. 525\u2013540."},{"key":"e_1_3_1_34_2","first-page":"574","volume-title":"2018 IEEE 4th World Forum on Internet of Things","author":"Kim Mirae","year":"2018","unstructured":"Mirae Kim, Jungkeol Lee, Youngil Kim, and Yong Ho Song. 2018. An analysis of energy consumption under various memory mappings for FRAM-based IoT devices. In 2018 IEEE 4th World Forum on Internet of Things. IEEE, 574\u2013579."},{"key":"e_1_3_1_35_2","first-page":"4","article-title":"Programming a flash-based MSP430 using the JTAG Interface","author":"Koesler Markus","year":"2002","unstructured":"Markus Koesler and Franz Graf. 2002. Programming a flash-based MSP430 using the JTAG Interface. SLAA149, TEXAS INSTRUMENTS (2002), 4\u201313.","journal-title":"SLAA149, TEXAS INSTRUMENTS"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/1582710.1582711"},{"key":"e_1_3_1_38_2","article-title":"Intermittent computing: Challenges and opportunities","author":"Lucia Brandon","year":"2017","unstructured":"Brandon Lucia, Vignesh Balaji, Alexei Colin, Kiwan Maeng, and Emily Ruppel. 2017. Intermittent computing: Challenges and opportunities. 2nd Summit on Advances in Programming Languages (SNAPL 2017) (2017).","journal-title":"2nd Summit on Advances in Programming Languages (SNAPL 2017)"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.043191121"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124533"},{"key":"e_1_3_1_41_2","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1145\/3485730.3485949","volume-title":"Proceedings of the 19th ACM Conference on Embedded Networked Sensor Systems","author":"Maioli Andrea","year":"2021","unstructured":"Andrea Maioli and Luca Mottola. 2021. ALFRED: Virtual memory for intermittent computing. In Proceedings of the 19th ACM Conference on Embedded Networked Sensor Systems. 261\u2013273."},{"key":"e_1_3_1_42_2","article-title":"CAPMIG: Coherence aware block placement and MIGration in multi-retention STT-RAM caches","author":"Manohar Sheel Sindhu","year":"2022","unstructured":"Sheel Sindhu Manohar and Hemangee K. Kapoor. 2022. CAPMIG: Coherence aware block placement and MIGration in multi-retention STT-RAM caches. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2022).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407596"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950386"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3071717"},{"issue":"2","key":"e_1_3_1_47_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3001936","article-title":"Non-volatile processor based on MRAM for ultra-low-power IoT devices","volume":"13","author":"Senni Sophiane","year":"2016","unstructured":"Sophiane Senni, Lionel Torres, Gilles Sassatelli, and Abdoulaye Gamatie. 2016. Non-volatile processor based on MRAM for ultra-low-power IoT devices. ACM Journal on Emerging Technologies in Computing Systems 13, 2 (2016), 1\u201323.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317812"},{"issue":"1","key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1109\/TCAD.2022.3168263","article-title":"Pragmatic memory-system support for intermittent computing using emerging nonvolatile memory","volume":"42","author":"Sliper Sivert T.","year":"2022","unstructured":"Sivert T. Sliper, William Wang, Nikos Nikoleris, Alex S. Weddell, Anand Savanth, Pranay Prabhat, and Geoff V. Merrett. 2022. Pragmatic memory-system support for intermittent computing using emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42, 1 (2022), 95\u2013108.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176809"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3428231"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3591250"},{"key":"e_1_3_1_53_2","doi-asserted-by":"crossref","first-page":"368","DOI":"10.1109\/ICCD50377.2020.00068","volume-title":"2020 IEEE 38th International Conference on Computer Design (ICCD)","author":"Thirumala Sandeep Krishna","year":"2020","unstructured":"Sandeep Krishna Thirumala, Arnab Raha, Vijay Raghunathan, and Sumeet Kumar Gupta. 2020. IPS-CiM: Enhancing energy efficiency of intermittently-powered systems with compute-in-memory. In 2020 IEEE 38th International Conference on Computer Design (ICCD). IEEE, 368\u2013376."},{"key":"e_1_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"issue":"1","key":"e_1_3_1_56_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2579671","article-title":"Endurance-aware cache line management for non-volatile caches","volume":"11","author":"Wang Jue","year":"2014","unstructured":"Jue Wang, Xiangyu Dong, Yuan Xie, and Norman P. Jouppi. 2014. Endurance-aware cache line management for non-volatile caches. ACM Transactions on Architecture and Code Optimization (TACO) 11, 1 (2014), 1\u201325.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"issue":"1","key":"e_1_3_1_57_2","first-page":"228","article-title":"Reliable and efficient parallel checkpointing framework for nonvolatile processor with concurrent peripherals","volume":"70","author":"Wu Tongda","year":"2022","unstructured":"Tongda Wu, Kaisheng Ma, Jingtong Hu, Jason Xue, Jinyang Li, Xin Shi, Huazhong Yang, and Yongpan Liu. 2022. Reliable and efficient parallel checkpointing framework for nonvolatile processor with concurrent peripherals. IEEE Transactions on Circuits and Systems I: Regular Papers 70, 1 (2022), 228\u2013240.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"1","key":"e_1_3_1_58_2","first-page":"24","article-title":"A novel STT-RAM-based hybrid cache for intermittently powered processors in IoT devices","volume":"39","author":"Xie Mimi","year":"2018","unstructured":"Mimi Xie, Chen Pan, and Chun Jason Xue. 2018. A novel STT-RAM-based hybrid cache for intermittently powered processors in IoT devices. IEEE Micro 39, 1 (2018), 24\u201332.","journal-title":"IEEE Micro"},{"key":"e_1_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/3555776.3577614"},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1145\/3274783.3274837"},{"key":"e_1_3_1_61_2","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1145\/3466752.3480102","volume-title":"MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Zeng Jianping","year":"2021","unstructured":"Jianping Zeng, Jongouk Choi, Xinwei Fu, Ajay Paddayuru Shreepathi, Dongyoon Lee, Changwoo Min, and Changhee Jung. 2021. ReplayCache: Enabling volatile cachesfor energy harvesting systems. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 170\u2013182."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3629524","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3629524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:01Z","timestamp":1750178161000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3629524"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,14]]},"references-count":60,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,12,31]]}},"alternative-id":["10.1145\/3629524"],"URL":"https:\/\/doi.org\/10.1145\/3629524","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,14]]},"assertion":[{"value":"2023-05-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-10-03","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-12-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}