{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T02:03:57Z","timestamp":1776996237920,"version":"3.51.4"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2023,12,15]],"date-time":"2023-12-15T00:00:00Z","timestamp":1702598400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Science and Technology Research Program of Chongqing Municipal Education Commission","award":["KJQN202300643"],"award-info":[{"award-number":["KJQN202300643"]}]},{"name":"Startup Grant of Chongqing University of Posts and Telecommunications","award":["E012A2023056"],"award-info":[{"award-number":["E012A2023056"]}]},{"name":"Nanyang Technological University, Singapore, under its NAP","award":["M4082282"],"award-info":[{"award-number":["M4082282"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,3,31]]},"abstract":"<jats:p>\n            With the high-performance requirement of safety-critical real-time tasks, the platforms of many-core processors with high parallelism are widely utilized, where network-on-chip (NoC) is generally employed for inter-core communication due to its scalability and high efficiency. Unfortunately, large uncertainties are suffered on NoCs from both the overly parallel architecture and the distributed scheduling strategy (e.g., wormhole flow control), which complicates the response time upper bounds estimation (i.e., either unsafe or pessimistic). For DAG-based real-time parallel tasks, to solve this problem, we propose DAG-Order, an order-based dynamic DAG scheduling approach, which strictly guarantees NoC real-time services. First, rather than build the new analysis to fit the widely used best-effort wormhole NoC, DAG-Order is built upon a kind of advanced low-latency NoC with SLT (\n            <jats:italic>S<\/jats:italic>\n            ingle-cycle\n            <jats:italic>L<\/jats:italic>\n            ong-range\n            <jats:italic>T<\/jats:italic>\n            raversal) to avoid the unpredictable parallel transmission on the shared source-destination link of wormhole NoCs. Second, DAG-Order is a non-preemptive dynamic scheduling strategy, which jointly considers communication as well as computation workloads, and fits SLT NoC. With such an order-based dynamic scheduling strategy, the provably bound\n            <jats:italic>safety<\/jats:italic>\n            is ensured by enforcing certain order constraints among DAG edges\/vertices that eliminate the execution-timing anomaly at runtime. Third, the order constraints are further relaxed for higher average-case runtime performance without compromising bound safety. Finally, an effective heuristic algorithm seeking a proper schedule order is developed to\n            <jats:italic>tighten<\/jats:italic>\n            the bounds. Experiments on synthetic and realistic benchmarks demonstrate that DAG-Order performs better than the state-of-the-art related scheduling methods.\n          <\/jats:p>","DOI":"10.1145\/3631527","type":"journal-article","created":{"date-parts":[[2023,11,3]],"date-time":"2023-11-03T20:18:05Z","timestamp":1699042685000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["DAG-Order: An Order-Based Dynamic DAG Scheduling for Real-Time Networks-on-Chip"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0808-5451","authenticated-orcid":false,"given":"Peng","family":"Chen","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology\/School of Artificial Intelligence, Chongqing University of Posts and Telecommunications, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1614-9929","authenticated-orcid":false,"given":"Hui","family":"Chen","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies Co. Ltd., China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9348-4662","authenticated-orcid":false,"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1966-0714","authenticated-orcid":false,"given":"Linbo","family":"Long","sequence":"additional","affiliation":[{"name":"Chongqing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4053-8898","authenticated-orcid":false,"given":"Wanli","family":"Chang","sequence":"additional","affiliation":[{"name":"Hunan University\/Huawei Technologies, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3775-911X","authenticated-orcid":false,"given":"Nan","family":"Guan","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Hong Kong SAR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,12,15]]},"reference":[{"issue":"3","key":"e_1_3_2_2_2","doi-asserted-by":"crossref","first-page":"682","DOI":"10.1109\/TPDS.2013.57","article-title":"List scheduling algorithm for heterogeneous systems by an optimistic cost table","volume":"25","author":"Arabnejad Hamid","year":"2013","unstructured":"Hamid Arabnejad and Jorge G. Barbosa. 2013. List scheduling algorithm for heterogeneous systems by an optimistic cost table. IEEE Transactions on Parallel and Distributed Systems 25, 3 (2013), 682\u2013694.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"6","key":"e_1_3_2_3_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3356235","article-title":"Smart-hop arbitration request propagation: Avoiding quadratic arbitration complexity and false negatives in SMART NoCs","volume":"24","author":"Asgarieh Yashar","year":"2019","unstructured":"Yashar Asgarieh and Bill Lin. 2019. Smart-hop arbitration request propagation: Avoiding quadratic arbitration complexity and false negatives in SMART NoCs. ACM Transactions on Design Automation of Electronic Systems 24, 6 (2019), 1\u201325.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_4_2","first-page":"1","volume-title":"Proceedings of the 2015 International Conference on Embedded Software (EMSOFT\u201915)","author":"Baruah Sanjoy","year":"2015","unstructured":"Sanjoy Baruah. 2015. The federated scheduling of systems of conditional sporadic DAG tasks. In Proceedings of the 2015 International Conference on Embedded Software (EMSOFT\u201915). IEEE, Los Alamitos, CA, 1\u201310."},{"key":"e_1_3_2_5_2","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/EDiS49545.2020.9296446","volume-title":"Proceedings of the 2020 2nd International Conference on Embedded and Distributed Systems (EDiS\u201920)","author":"Benchehida Chawki","year":"2020","unstructured":"Chawki Benchehida, Mohammed Kamel Benhaoua, Houssam-Eddine Zahaf, and Giuseppe Lipari. 2020. Task and communication allocation for real-time tasks to networks-on-chip multiprocessors. In Proceedings of the 2020 2nd International Conference on Embedded and Distributed Systems (EDiS\u201920). IEEE, Los Alamitos, CA, 9\u201314."},{"key":"e_1_3_2_6_2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/RTAS48715.2020.00-11","volume-title":"Proceedings of the 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u201920)","author":"Burns Alan","year":"2020","unstructured":"Alan Burns, Leandro Soares Indrusiak, N. Smirnov, and J. Harrison. 2020. A novel flow control mechanism to avoid multi-point progressive blocking in hard real-time priority-preemptive NoCs. In Proceedings of the 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u201920). IEEE, Los Alamitos, CA, 137\u2013147."},{"key":"e_1_3_2_7_2","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/ISVLSI.2013.6654651","volume-title":"Proceedings of the 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201913)","author":"Castilhos Guilherme","year":"2013","unstructured":"Guilherme Castilhos, Marcelo Mandelli, Guilherme Madalozzo, and Fernando Moraes. 2013. Distributed resource management in NoC-based MPSoCs with dynamic cluster sizes. In Proceedings of the 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201913). IEEE, Los Alamitos, CA, 153\u2013158."},{"key":"e_1_3_2_8_2","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2022.3151021","article-title":"LAMP: Load-balanced multipath parallel transmission in point-to-point NoCs","author":"Chen Hui","year":"2022","unstructured":"Hui Chen, Peng Chen, Xiangzhong Luo, Shuo Huai, and Weichen Liu. 2022. LAMP: Load-balanced multipath parallel transmission in point-to-point NoCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41, 12 (2022), 5232\u20135245.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"e_1_3_2_9_2","doi-asserted-by":"crossref","first-page":"1316","DOI":"10.1109\/TCAD.2021.3091961","article-title":"ArSMART: An improved SMART NoC design supporting arbitrary-turn transmission","volume":"41","author":"Chen Hui","year":"2021","unstructured":"Hui Chen, Peng Chen, Jun Zhou, Luan H. K. Duong, and Weichen Liu. 2021. ArSMART: An improved SMART NoC design supporting arbitrary-turn transmission. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41, 5 (2021), 1316\u20131329.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"8","key":"e_1_3_2_10_2","first-page":"1874","article-title":"Contention minimization in emerging smart NoC via direct and indirect routes","volume":"71","author":"Chen Peng","year":"2021","unstructured":"Peng Chen, Hui Chen, Jun Zhou, Mengquan Li, Weichen Liu, Chunhua Xiao, Yiyuan Xie, and Nan Guan. 2021. Contention minimization in emerging smart NoC via direct and indirect routes. IEEE Transactions on Computers 71, 8 (2021), 1874\u20131888.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3412841.3441895"},{"issue":"7","key":"e_1_3_2_12_2","doi-asserted-by":"crossref","first-page":"1381","DOI":"10.1109\/TCAD.2020.3015440","article-title":"Reduced worst-case communication latency using single-cycle multihop traversal network-on-chip","volume":"40","author":"Chen Peng","year":"2020","unstructured":"Peng Chen, Weichen Liu, Hui Chen, Shiqing Li, Mengquan Li, Lei Yang, and Nan Guan. 2020. Reduced worst-case communication latency using single-cycle multihop traversal network-on-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 7 (2020), 1381\u20131394.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"e_1_3_2_13_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3358236","article-title":"Timing-anomaly free dynamic scheduling of conditional DAG tasks on multi-core systems","volume":"18","author":"Chen Peng","year":"2019","unstructured":"Peng Chen, Weichen Liu, Xu Jiang, Qingqiang He, and Nan Guan. 2019. Timing-anomaly free dynamic scheduling of conditional DAG tasks on multi-core systems. ACM Transactions on Embedded Computing Systems 18, 5s (2019), 1\u201319.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"e_1_3_2_14_2","first-page":"205","volume-title":"Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC\u201920)","author":"Chen Peng","year":"2020","unstructured":"Peng Chen, Weichen Liu, Mengquan Li, Lei Yang, and Nan Guan. 2020. Contention minimized bypassing in SMART NoC. In Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC\u201920). IEEE, Los Alamitos, CA, 205\u2013210."},{"key":"e_1_3_2_15_2","first-page":"10","volume-title":"Proceedings of the 3rd International ICST Conference on Simulation Tools and Techniques (SIMUTools\u201910)","author":"Cordeiro Daniel","year":"2010","unstructured":"Daniel Cordeiro, Gr\u00e9gory Mouni\u00e9, Swann Perarnau, Denis Trystram, Jean-Marc Vincent, and Fr\u00e9d\u00e9ric Wagner. 2010. Random graph generation for scheduling simulations. In Proceedings of the 3rd International ICST Conference on Simulation Tools and Techniques (SIMUTools\u201910). 10."},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.5555\/2821589"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1137\/0117039"},{"key":"e_1_3_2_18_2","first-page":"1728","volume-title":"Proceedings of the 2008 IEEE Asia Pacific Conference on Circuits and Systems","author":"Gu Huaxi","year":"2008","unstructured":"Huaxi Gu, Jiang Xu, and Zheng Wang. 2008. A novel optical mesh network-on-chip for gigascale systems-on-chip. In Proceedings of the 2008 IEEE Asia Pacific Conference on Circuits and Systems. IEEE, Los Alamitos, CA, 1728\u20131731."},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2910525"},{"key":"e_1_3_2_20_2","first-page":"474","volume-title":"Proceedings of the 2022 IEEE Real-Time Systems Symposium (RTSS\u201922)","author":"He Qingqiang","year":"2022","unstructured":"Qingqiang He, Nan Guan, Mingsong Lv, Xu Jiang, and Wanli Chang. 2022. Bounding the response time of DAG tasks using long paths. In Proceedings of the 2022 IEEE Real-Time Systems Symposium (RTSS\u201922). IEEE, Los Alamitos, CA, 474\u2013486."},{"key":"e_1_3_2_21_2","doi-asserted-by":"crossref","first-page":"219","DOI":"10.23919\/DATE.2018.8342006","volume-title":"Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918)","author":"Indrusiak Leandro Soares","year":"2018","unstructured":"Leandro Soares Indrusiak, Alan Burns, and Borislav Nikoli\u0107. 2018. Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs. In Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918). IEEE, Los Alamitos, CA, 219\u2013224."},{"key":"e_1_3_2_22_2","doi-asserted-by":"crossref","first-page":"1351","DOI":"10.23919\/DATE.2018.8342223","volume-title":"Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918)","author":"Joardar Biresh Kumar","year":"2018","unstructured":"Biresh Kumar Joardar, Karthi Duraisamy, and Partha Pratim Pande. 2018. High performance collective communication-aware 3D network-on-chip architectures. In Proceedings of the 2018 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201918). IEEE, Los Alamitos, CA, 1351\u20131356."},{"issue":"3","key":"e_1_3_2_23_2","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/4434.708255","article-title":"Optimal task assignment in heterogeneous distributed computing systems","volume":"6","author":"Kafil Muhammad","year":"1998","unstructured":"Muhammad Kafil and Ishfaq Ahmad. 1998. Optimal task assignment in heterogeneous distributed computing systems. IEEE Concurrency 6, 3 (1998), 42\u201350.","journal-title":"IEEE Concurrency"},{"key":"e_1_3_2_24_2","first-page":"378","volume-title":"Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA\u201913)","author":"Krishna Tushar","year":"2013","unstructured":"Tushar Krishna, Chia-Hsin Owen Chen, Woo Cheol Kwon, and Li-Shiuan Peh. 2013. Breaking the on-chip latency barrier using SMART. In Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA\u201913). IEEE, Los Alamitos, CA, 378\u2013389."},{"issue":"1","key":"e_1_3_2_25_2","first-page":"1","article-title":"SMT-based contention-free task mapping and scheduling on 2D\/3D SMART NoC with mixed dimension-order routing","volume":"19","author":"Lee Daeyeal","year":"2021","unstructured":"Daeyeal Lee, Bill Lin, and Chung-Kuan Cheng. 2021. SMT-based contention-free task mapping and scheduling on 2D\/3D SMART NoC with mixed dimension-order routing. ACM Transactions on Architecture and Code Optimization 19, 1 (2021), 1\u201321.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"issue":"1","key":"e_1_3_2_26_2","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1007\/s11241-018-9312-0","article-title":"Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays","volume":"55","author":"Nikoli\u0107 Borislav","year":"2019","unstructured":"Borislav Nikoli\u0107, Sebastian Tobuschat, Leandro Soares Indrusiak, Rolf Ernst, and Alan Burns. 2019. Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays. Real-Time Systems 55, 1 (2019), 63\u2013105.","journal-title":"Real-Time Systems"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987797"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488490"},{"key":"e_1_3_2_29_2","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/NOCS.2009.5071444","volume-title":"Proceedings of the 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip","author":"Qian Yue","year":"2009","unstructured":"Yue Qian, Zhonghai Lu, and Wenhua Dou. 2009. Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip. In Proceedings of the 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip. IEEE, Los Alamitos, CA, 44\u201353."},{"key":"e_1_3_2_30_2","volume-title":"Proceedings of the 17th International Workshop on Worst-Case Execution Time Analysis (WCET\u201917)","author":"Rouxel Benjamin","year":"2017","unstructured":"Benjamin Rouxel and Isabelle Puaut. 2017. STR2RTS: Refactored StreamIT benchmarks into statically analyzable parallel benchmarks for WCET estimation & real-time scheduling. In Proceedings of the 17th International Workshop on Worst-Case Execution Time Analysis (WCET\u201917)."},{"key":"e_1_3_2_31_2","doi-asserted-by":"crossref","first-page":"101706","DOI":"10.1016\/j.sysarc.2019.101706","article-title":"Contention-aware optimal scheduling of real-time precedence-constrained task graphs on heterogeneous distributed systems","volume":"105","author":"Roy Sanjit Kumar","year":"2020","unstructured":"Sanjit Kumar Roy, Rajesh Devaraj, Arnab Sarkar, Kankana Maji, and Sayani Sinha. 2020. Contention-aware optimal scheduling of real-time precedence-constrained task graphs on heterogeneous distributed systems. Journal of Systems Architecture 105 (2020), 101706.","journal-title":"Journal of Systems Architecture"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352361"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397996"},{"key":"e_1_3_2_34_2","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/1854273.1854319","volume-title":"Proceedings of the 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201910)","author":"Thies William","year":"2010","unstructured":"William Thies and Saman Amarasinghe. 2010. An empirical characterization of stream programs and its implications for language and compiler design. In Proceedings of the 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201910). IEEE, Los Alamitos, CA, 365\u2013376."},{"key":"e_1_3_2_35_2","doi-asserted-by":"crossref","first-page":"590","DOI":"10.23919\/DATE.2017.7927055","volume-title":"Proceedings of the 2017 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201917)","author":"Tobuschat Sebastian","year":"2017","unstructured":"Sebastian Tobuschat and Rolf Ernst. 2017. Real-time communication analysis for networks-on-chip with backpressure. In Proceedings of the 2017 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201917). IEEE, Los Alamitos, CA, 590\u2013595."},{"key":"e_1_3_2_36_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE 26th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201920)","author":"Ueter Niklas","year":"2020","unstructured":"Niklas Ueter, Jian-Jia Chen, Georg von der Br\u00fcggen, Vanchinathan Venkataramani, and Tulika Mitra. 2020. Simultaneous progressing switching protocols for timing predictable real-time network-on-chips. In Proceedings of the 2020 IEEE 26th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201920). IEEE, Los Alamitos, CA, 1\u201310."},{"key":"e_1_3_2_37_2","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1109\/RTAS.2017.2","volume-title":"Proceedings of the 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u201917)","author":"Voudouris Petros","year":"2017","unstructured":"Petros Voudouris, Per Stenstr\u00f6m, and Risat Pathan. 2017. Timing-anomaly free dynamic scheduling of task-based parallel applications. In Proceedings of the 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u201917). IEEE, Los Alamitos, CA, 365\u2013376."},{"key":"e_1_3_2_38_2","first-page":"1","volume-title":"Proceedings of the 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201917)","author":"Wang Yang","year":"2017","unstructured":"Yang Wang, Nan Guan, Jinghao Sun, Mingsong Lv, Qingqiang He, Tianzhang He, and Wang Yi. 2017. Benchmarking OpenMP programs for real-time scheduling. In Proceedings of the 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201917). IEEE, Los Alamitos, CA, 1\u201310."},{"issue":"9","key":"e_1_3_2_39_2","doi-asserted-by":"crossref","first-page":"1532","DOI":"10.1109\/TC.2017.2686391","article-title":"Extending real-time analysis for wormhole NoCs","volume":"66","author":"Xiong Qin","year":"2017","unstructured":"Qin Xiong, Fei Wu, Zhonghai Lu, and Changsheng Xie. 2017. Extending real-time analysis for wormhole NoCs. IEEE Transactions on Computers 66, 9 (2017), 1532\u20131546.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_40_2","volume-title":"Proceedings of the 2017 54th Annual Design Automation Conference. 1\u20136.","author":"Yang Lei","year":"2017","unstructured":"Lei Yang, Weichen Liu, Peng Chen, Nan Guan, and Mengquan Li. 2017. Task mapping on SMART NoC: Contention matters, not the distance. In Proceedings of the 2017 54th Annual Design Automation Conference. 1\u20136."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3631527","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3631527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:53Z","timestamp":1750291433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3631527"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,15]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,3,31]]}},"alternative-id":["10.1145\/3631527"],"URL":"https:\/\/doi.org\/10.1145\/3631527","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,15]]},"assertion":[{"value":"2023-05-16","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-10-19","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-12-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}