{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:44:38Z","timestamp":1764701078931,"version":"3.41.0"},"reference-count":57,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2024,2,15]],"date-time":"2024-02-15T00:00:00Z","timestamp":1707955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural Science Foundation of China Key Program","award":["62032001"],"award-info":[{"award-number":["62032001"]}]},{"name":"General Program","award":["61972407"],"award-info":[{"award-number":["61972407"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,3,31]]},"abstract":"<jats:p>While vector architecture is widely employed in processors for neural networks, signal processing, and high-performance computing; however, its performance is limited by inefficient column-major memory access. The column-major access limitation originates from the unsuitable mapping of multidimensional data structures to two-dimensional vector memory spaces. In addition, the traditional data layout mapping method creates an irreconcilable conflict between row- and column-major accesses. Ideally, both row- and column-major accesses can take advantage of the bank parallelism of vector memory.<\/jats:p>\n          <jats:p>To this end, we propose the Interleaved Data Layout (IDL) method in vector memory, which can distribute vector elements into different banks regardless of whether they are in the row- or column-major category, so that any vector memory access can benefit from bank parallelism. Additionally, we propose an Extension Vector Memory (EVM) architecture to achieve IDL in vector memory. EVM can support two data layout methods and vector memory access modes simultaneously. The key idea is to continuously distribute the data that needs to be accessed from the main memory to different banks during the loading period. Thus, EVM can provide a larger spatial locality level through careful programming and the extension ISA support.<\/jats:p>\n          <jats:p>The experimental results showed a 1.43-fold improvement of state-of-the-art vector processors by the proposed architecture, with an area cost of only 1.73%. Furthermore, the energy consumption was reduced by 50.1%.<\/jats:p>","DOI":"10.1145\/3631528","type":"journal-article","created":{"date-parts":[[2023,11,7]],"date-time":"2023-11-07T12:14:12Z","timestamp":1699359252000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Extension VM: Interleaved Data Layout in Vector Memory"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8854-4752","authenticated-orcid":false,"given":"Dunbo","family":"Zhang","sequence":"first","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9456-8695","authenticated-orcid":false,"given":"Qingjie","family":"Lang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5154-0086","authenticated-orcid":false,"given":"Ruoxi","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9043-2998","authenticated-orcid":false,"given":"Li","family":"Shen","sequence":"additional","affiliation":[{"name":"College of Computer, Key Laboratory of Advanced Microprocessor Chips and Systems, National University of Defense Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,2,15]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"[n.d.]. CUDA C++ Programming Guide. Retrieved from https:\/\/docs.nvidia.com\/cuda\/pdf\/CUDA_C_Programming_Guide.pdf"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","unstructured":"2002. An updated set of basic linear algebra subprograms (BLAS). ACM Trans. Math. Softw. 28 2 (Jun.2002) 135\u2013151. DOI:10.1145\/567806.567807","DOI":"10.1145\/567806.567807"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/48529.48535"},{"key":"e_1_3_2_5_2","first-page":"3898","volume-title":"Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP \u201914)","author":"Akin Berkin","year":"2014","unstructured":"Berkin Akin, Franz Franchetti, and James C. Hoe. 2014. FFTS with near-optimal memory access through block data layouts. In Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP \u201914). 3898\u20133902. DOI:10.1109\/ICASSP.2014.6854332"},{"key":"e_1_3_2_6_2","unstructured":"ANDES Technology. 2020. AndesCore NX27V Processor. Retrieved November 3 2021 from http:\/\/https:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/riscv-nx27v\/\/"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840311"},{"key":"e_1_3_2_8_2","first-page":"1","volume-title":"Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis (SC \u201911)","author":"Che Shuai","year":"2011","unstructured":"Shuai Che, Jeremy W. Sheaffer, and Kevin Skadron. 2011. Dymaxion: Optimizing memory access patterns for heterogeneous systems. In Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis (SC \u201911). 1\u201311."},{"key":"e_1_3_2_9_2","unstructured":"Kumar Chellapilla Sidd Puri and Patrice Y. Simard. 2006. High performance convolutional neural networks for document processing."},{"issue":"6","key":"e_1_3_2_10_2","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/MM.2013.129","article-title":"FT-Matrix: A coordination-aware architecture for signal processing","volume":"34","author":"Chen S.","year":"2014","unstructured":"S. Chen, Y. Wang, S. Liu, J. Wan, H. Chen, H. Liu, K. Zhang, X. Liu, and X. Ning. 2014. FT-Matrix: A coordination-aware architecture for signal processing. IEEE Micro 34, 6 (2014), 64\u201373.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_11_2","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC \u201918)","author":"Chen W. H.","year":"2018","unstructured":"W. H. Chen, K. X. Li, W. Y. Lin, K. H. Hsu, and M. F. Chang. 2018. A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC \u201918)."},{"key":"e_1_3_2_12_2","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","article-title":"An algorithm for the machine calculation of complex Fourier series","volume":"19","author":"Cooley James W.","year":"1965","unstructured":"James W. Cooley and John W. Tukey. 1965. An algorithm for the machine calculation of complex Fourier series. Math. Comp. 19 (1965), 297\u2013301.","journal-title":"Math. Comp."},{"key":"e_1_3_2_13_2","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/301618.301670","volume-title":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI \u201999)","author":"Ding Chen","year":"1999","unstructured":"Chen Ding and Ken Kennedy. 1999. Improving cache performance in dynamic applications through data and computation reorganization at run time. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI \u201999). Association for Computing Machinery, New York, NY, 229\u2013241. DOI:10.1145\/301618.301670"},{"key":"e_1_3_2_14_2","first-page":"209","volume-title":"Proceedings of the ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA \u201921)","author":"Domingos Joao Mario","year":"2021","unstructured":"Joao Mario Domingos, Nuno Neves, Nuno Roma, and Pedro Toms. 2021. Unlimited vector extension with data streaming support. In Proceedings of the ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA \u201921). 209\u2013222. DOI:10.1109\/ISCA52012.2021.00025"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/77626.79170"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223584"},{"key":"e_1_3_2_17_2","volume-title":"Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA \u201918)","author":"Fowers J.","year":"2018","unstructured":"J. Fowers, K. Ovtcharov, M. Papamichael, T. Massengill, and D. Burger. 2018. A configurable cloud-scale DNN processor for real-time AI. In Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA \u201918)."},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3030592"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/1356052.1356053"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2168773.2168775"},{"key":"e_1_3_2_22_2","first-page":"162","volume-title":"Proceedings of the 14th International Conference on Languages and Compilers for Parallel Computing (LCPC \u201901)","author":"Guti\u00e9rrez Eladio","year":"2001","unstructured":"Eladio Guti\u00e9rrez, Oscar Plata, and Emilio L. Zapata. 2001. Balanced, locality-based parallel irregular reductions. In Proceedings of the 14th International Conference on Languages and Compilers for Parallel Computing (LCPC \u201901). Springer-Verlag, Berlin, 162\u2013176."},{"key":"e_1_3_2_23_2","series-title":"Proceedings of the 11th International Workshop on Languages and Compilers for Parallel Computing (LCPC \u201998),","first-page":"181","volume":"1656","author":"Han Hwansoo","year":"1998","unstructured":"Hwansoo Han and Chau-Wen Tseng. 1998. Improving compiler and run-time support for irregular reductions using local writes. In Proceedings of the 11th International Workshop on Languages and Compilers for Parallel Computing (LCPC \u201998),Lecture Notes in Computer Science, Siddhartha Chatterjee, Jan F. Prins, Larry Carter, Jeanne Ferrante, Zhiyuan Li, David C. Sehr, and Pen-Chung Yew (Eds.), Vol. 1656. Springer, Berlin, 181\u2013196. DOI:10.1007\/3-540-48319-5_12"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(00)00062-4"},{"key":"e_1_3_2_25_2","volume-title":"Computer Architecture, Sixth Edition: A Quantitative Approach (6th ed.)","author":"Hennessy John L.","year":"2017","unstructured":"John L. Hennessy and David A. Patterson. 2017. Computer Architecture, Sixth Edition: A Quantitative Approach (6th ed.). Morgan Kaufmann, San Francisco, CA."},{"key":"e_1_3_2_26_2","first-page":"656","volume-title":"Proceedings of the 1993 ACM\/IEEE Conference on Supercomputing (Supercomputing \u201993)","author":"Kaushik S. D.","year":"1993","unstructured":"S. D. Kaushik, C.-H. Huang, J. R. Johnson, R. W. Johnson, and P. Sadayappan. 1993. Efficient transposition algorithms for large matrices. In Proceedings of the 1993 ACM\/IEEE Conference on Supercomputing (Supercomputing \u201993). 656\u2013665. DOI:10.1145\/169627.169814"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_28_2","first-page":"56","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC \u201913)","author":"Kestor Gokcen","year":"2013","unstructured":"Gokcen Kestor, Roberto Gioiosa, Darren J. Kerbyson, and Adolfy Hoisie. 2013. Quantifying the energy cost of data movement in scientific applications. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC \u201913). 56\u201365. DOI:10.1109\/IISWC.2013.6704670"},{"issue":"2","key":"e_1_3_2_29_2","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/40.918001","article-title":"Imagine: Media processing with streams","volume":"21","author":"Khailany B.","year":"2001","unstructured":"B. Khailany, W. J. Dally, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, A. Chang, and S. Rixner. 2001. Imagine: Media processing with streams. Micro IEEE 21, 2 (2001), 35\u201346.","journal-title":"Micro IEEE"},{"issue":"2","key":"e_1_3_2_30_2","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1145\/1028176.1006736","article-title":"The vector-thread architecture","volume":"32","author":"Krashinsky R.","year":"2004","unstructured":"R. Krashinsky, C. Batten, M. Hampton, S. Gerding, B. Pharris, J. Casper, and K. Asanovic. 2004. The vector-thread architecture. Comput. Arch. News 32, 2 (2004), 52\u201363.","journal-title":"Comput. Arch. News"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPCN.2004.008897"},{"key":"e_1_3_2_32_2","volume-title":"International Symposium on Computer Architecture","author":"Lee Y.","year":"2011","unstructured":"Y. Lee, R. Avizienis, A. Bishara, R. Xia, D. Lockhart, C. Batten, and K. Asanovi?2011. Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. In International Symposium on Computer Architecture."},{"key":"e_1_3_2_33_2","first-page":"1","volume-title":"Proceedings of the IEEE Hot Chips 31 Symposium (HCS \u201919)","author":"Liao Heng","year":"2019","unstructured":"Heng Liao, Jiajin Tu, Jing Xia, and Xiping Zhou. 2019. DaVinci: A scalable architecture for neural network computing. In Proceedings of the IEEE Hot Chips 31 Symposium (HCS \u201919). 1\u201344. DOI:10.1109\/HOTCHIPS.2019.8875654"},{"key":"e_1_3_2_34_2","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/MICRO.2018.00031","volume-title":"Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918)","author":"Lin Ben","year":"2018","unstructured":"Ben Lin, Michael B. Healy, Rustam Miftakhutdinov, Philip G. Emma, and Yale Patt. 2018. Duplicon cache: Mitigating off-chip memory bank and bank group conflicts via data duplication. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918). 285\u2013297. DOI:10.1109\/MICRO.2018.00031"},{"key":"e_1_3_2_35_2","volume-title":"International Symposium on Computer Architecture","author":"Lin Y.","year":"2006","unstructured":"Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. 2006. SODA: A low-power architecture for software radio. In International Symposium on Computer Architecture."},{"key":"e_1_3_2_36_2","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS \u201919)","author":"Malkowsky S.","year":"2019","unstructured":"S. Malkowsky, H. Prabhu, L. Liu, O. Edfors, and V. Owall. 2019. A programmable 16-Lane SIMD ASIP for massive MIMO. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS \u201919)."},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011119519789"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1214317"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/36.298008"},{"key":"e_1_3_2_40_2","first-page":"926","volume-title":"Proceedings of the IEEE 23rd International Conference on Data Engineering","author":"Shao Minglong","year":"2007","unstructured":"Minglong Shao, Steven W. Schlosser, Stratos Papadomanolakis, Jiri Schindler, Anastassia Ailamaki, and Gregory R. Ganger. 2007. MultiMap: Preserving disk locality for multidimensional datasets. In Proceedings of the IEEE 23rd International Conference on Data Engineering. 926\u2013935. DOI:10.1109\/ICDE.2007.367938"},{"key":"e_1_3_2_41_2","first-page":"260","volume-title":"Proceedings of 27th International Symposium on Computer Architecture","author":"Smith J. E.","year":"2000","unstructured":"J. E. Smith, G. Faanes, and R. Sugumar. 2000. Vector instruction set support for conditional operations. In Proceedings of 27th International Symposium on Computer Architecture. 260\u2013269."},{"key":"e_1_3_2_42_2","first-page":"1","volume-title":"Proceedings of the IEEE Hot Chips 27 Symposium (HCS \u201915)","author":"Sodani Avinash","year":"2015","unstructured":"Avinash Sodani. 2015. Knights landing (KNL): 2nd Generation Intel Xeon Phi processor. In Proceedings of the IEEE Hot Chips 27 Symposium (HCS \u201915). 1\u201324. DOI:10.1109\/HOTCHIPS.2015.7477467"},{"key":"e_1_3_2_43_2","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/DSD.2012.78","volume-title":"Proceedings of the 15th Euromicro Conference on Digital System Design (DSD \u201912)","author":"Spinean Bogdan","year":"2012","unstructured":"Bogdan Spinean and Georgi Gaydadjiev. 2012. Implementation study of FFT on multi-lane vector processors. In Proceedings of the 15th Euromicro Conference on Digital System Design (DSD \u201912). IEEE Computer Society, Los Alamitos, CA, 815\u2013822. DOI:10.1109\/DSD.2012.78"},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736045"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.995452"},{"key":"e_1_3_2_47_2","first-page":"1","volume-title":"Proceedings of the Conference on Innovative Parallel Computing (InPar \u201912)","author":"Sung I.-Jui","year":"2012","unstructured":"I.-Jui Sung, Geng Daniel Liu, and Wen-Mei W. Hwu. 2012. DL: A data layout transformation system for heterogeneous computing. In Proceedings of the Conference on Innovative Parallel Computing (InPar \u201912). 1\u201311. DOI:10.1109\/InPar.2012.6339606"},{"key":"e_1_3_2_48_2","volume-title":"Proceedings of the Conference on Design, Automation, and Test in Europe","author":"Tagliavini Giuseppe","year":"2019","unstructured":"Giuseppe Tagliavini, Stefan Mach, Davide Rossi, Andrea Marongiu, and Luca Benini. 2019. Design and evaluation of SmallFloat SIMD extensions to the RISC-V ISA. In Proceedings of the Conference on Design, Automation, and Test in Europe."},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.14778\/2536360.2536371"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3126535"},{"issue":"2","key":"e_1_3_2_51_2","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1142\/S0129626491000045","article-title":"Conflict-free strides for vectors in matched memories","volume":"1","author":"Valero Mateo","year":"1991","unstructured":"Mateo Valero, Tom\u00e1s Lang, Jos\u00e9 M. Llaber\u00eda, Montse Peiron, Juan J. Navarro, and Eduard Ayguad\u00e9. 1991. Conflict-free strides for vectors in matched memories. Parallel Process. Lett. 1, 2 (1991), 95\u2013102.","journal-title":"Parallel Process. Lett."},{"key":"e_1_3_2_52_2","doi-asserted-by":"crossref","DOI":"10.1137\/1.9781611970999","volume-title":"Computational Frameworks for the Fast Fourier Transform","author":"Loan Charles Van","year":"1992","unstructured":"Charles Van Loan. 1992. Computational Frameworks for the Fast Fourier Transform. Society for Industrial and Applied Mathematics, Philadelphia, PA."},{"key":"e_1_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-020-00057-2"},{"key":"e_1_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/2847253"},{"key":"e_1_3_2_55_2","volume-title":"Proceedings of the 36th International Symposium on Computer Architecture (ISCA \u201909)","author":"Woh M.","year":"2009","unstructured":"M. Woh, S. Seo, S. A. Mahlke, T. N. Mudge, and K. Flautner. 2009. AnySP: Anytime anywhere anyway signal processing. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA \u201909)."},{"key":"e_1_3_2_56_2","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1145\/1250662.1250689","volume-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA \u201907)","author":"Yang Xuejun","year":"2007","unstructured":"Xuejun Yang, Xiaobo Yan, Zuocheng Xing, Yu Deng, Jiang Jiang, and Ying Zhang. 2007. A 64-bit stream processor architecture for scientific applications. In Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA \u201907). Association for Computing Machinery, New York, NY, 210\u2013219. DOI:10.1145\/1250662.1250689"},{"key":"e_1_3_2_57_2","volume-title":"Proceedings of the IEEE Hot Chips 28 Symposium (HCS \u201916)","author":"Yoshida T.","year":"2016","unstructured":"T. Yoshida. 2016. Introduction of Fujitsu\u2019s HPC processor for the Post-K computer. In Proceedings of the IEEE Hot Chips 28 Symposium (HCS \u201916)."},{"key":"e_1_3_2_58_2","first-page":"1","volume-title":"Proceedings of the International Conference on Applied Research in Computer Science and Engineering (ICAR \u201915)","author":"Zekri Ahmed S.","year":"2015","unstructured":"Ahmed S. Zekri. 2015. Restructuring and implementations of 2D matrix transpose algorithm using SSE4 vector instructions. In Proceedings of the International Conference on Applied Research in Computer Science and Engineering (ICAR \u201915). 1\u20137. DOI:10.1109\/ARCSE.2015.7338144"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3631528","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3631528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:53Z","timestamp":1750291433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3631528"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,15]]},"references-count":57,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,3,31]]}},"alternative-id":["10.1145\/3631528"],"URL":"https:\/\/doi.org\/10.1145\/3631528","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2024,2,15]]},"assertion":[{"value":"2023-05-31","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-10-17","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}