{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:29Z","timestamp":1773193589035,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T00:00:00Z","timestamp":1696204800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,2]]},"DOI":"10.1145\/3631882.3631886","type":"proceedings-article","created":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T12:06:58Z","timestamp":1712578018000},"page":"1-15","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["RAMPART: RowHammer Mitigation and Repair for Server Memory Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-8251-6583","authenticated-orcid":false,"given":"Steven C.","family":"Woo","sequence":"first","affiliation":[{"name":"Rambus Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7324-0673","authenticated-orcid":false,"given":"Wendy","family":"Elsasser","sequence":"additional","affiliation":[{"name":"Rambus Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4768-0201","authenticated-orcid":false,"given":"Mike","family":"Hamburg","sequence":"additional","affiliation":[{"name":"Rambus Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-9297-2391","authenticated-orcid":false,"given":"Eric","family":"Linstadt","sequence":"additional","affiliation":[{"name":"Rambus Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2339-1285","authenticated-orcid":false,"given":"Michael R.","family":"Miller","sequence":"additional","affiliation":[{"name":"Rambus Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2958-6303","authenticated-orcid":false,"given":"Taeksang","family":"Song","sequence":"additional","affiliation":[{"name":"Rambus Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5094-7061","authenticated-orcid":false,"given":"James","family":"Tringali","sequence":"additional","affiliation":[{"name":"Rambus Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,4,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3060362"},{"key":"e_1_3_2_1_6_1","volume-title":"Sept","author":"JEDEC.","year":"2022","unstructured":"JEDEC. DDR5 SDRAM, JEDEC Standard JESD79-5B, Sept 2022. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd79-5b"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480110"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00054"},{"key":"e_1_3_2_1_11_1","volume-title":"Black Hat","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM rowhammer bug to gain kernel privileges. In Black Hat 2015. https:\/\/www.blackhat.com\/docs\/us-15\/materials\/us-15-Seaborn-Exploiting-The-DRAM-Rowhammer-Bug-To-Gain-Kernel-Privileges-wp.pdf"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 29th USENIX Conference on Security Symposium (SEC'20)","author":"Yao Fan","year":"2020","unstructured":"Fan Yao, Adnan Siraj Rakin, and Deliang Fan. 2020. DeepHammer: Depleting the Intelligence of Deep Neural Networks through Targeted Chain of Bit Flips. In Proceedings of the 29th USENIX Conference on Security Symposium (SEC'20). USENIX Association, USA, Article 83, 1463\u20131480."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"e_1_3_2_1_18_1","unstructured":"Google LLC. 2021. Half-Double: Next-Row-Over Assisted RowHammer. https:\/\/github.com\/google\/hammer-kit\/blob\/main\/ 20210525_half_double.pdf"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872390"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329827"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 26th USENIX Conference on Security Symposium (SEC'17)","author":"Brasser Ferdinand","year":"2017","unstructured":"Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi. 2017. CAn't touch this: software-only mitigation against rowhammer attacks targeting kernel memory. In Proceedings of the 26th USENIX Conference on Security Symposium (SEC'17). USENIX Association, USA, 117\u2013130."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00035"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the 13th USENIX conference on Operating Systems Design and Implementation (OSDI'18)","author":"Konoth Radhesh Krishnan","year":"2018","unstructured":"Radhesh Krishnan Konoth, Marco Oliverio, Andrei Tatar, Dennis Andriesse, Herbert Bos, Cristiano Giurida, and Kaveh Razavi. 2018. ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks. In Proceedings of the 13th USENIX conference on Operating Systems Design and Implementation (OSDI'18). USENIX Association, USA, 697\u2013710."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465295"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00046"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304039"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_2_1_37_1","volume-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation. In First Workshop on DRAM Security (DRAMSec, virtual). https:\/\/dramsec.ethz.ch\/papers\/panopticon.pdf","author":"Bennett Tanj","year":"2021","unstructured":"Tanj Bennett, Stefan Saroiu, Alec Wolman, and Lucian Cojocar. 2021. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In First Workshop on DRAM Security (DRAMSec, virtual). https:\/\/dramsec.ethz.ch\/papers\/panopticon.pdf"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527427"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2907248"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00097"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070966"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070999"},{"key":"e_1_3_2_1_46_1","volume-title":"Retrieved","author":"Intel Corporation","year":"2022","unstructured":"Intel Corporation. 2022. Intel\u00ae Xeon\u00ae Processor E7 Family: Reliability, Availability, and Serviceability. Retrieved October 15, 2022 from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/xeon-e7-family-ras-server-paper.pdf"},{"key":"e_1_3_2_1_47_1","unstructured":"Minesh Patel Taha Shahroodi Aditya Manglik A. Giray Yaglikci Ataberk Olgun Haocong Luo and Onur Mutlu. 2022. A Case for Transparent Reliability in DRAM Systems. arXiv:2204.10378. Retrieved from https:\/\/arxiv.org\/abs\/2204.10378"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662320"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2432516.2432521"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.63"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-60939-9_8"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_53_1","unstructured":"Jason Lowe-Power Abdul Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby R. Bruce Daniel Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David A. Wood Hongil Yoon and \u00c9der F. Zulian. 2020. The gem5 simulator: Version 20.0+. arXiv:2007.03152. Retrieved from https:\/\/arxiv.org\/abs\/2007.03152"},{"key":"e_1_3_2_1_54_1","volume-title":"SPEC CPU2017 Benchmark Suite. http:\/\/www.spec.org\/cpu2017\/","author":"Standard Performance Evaluation Corporation","year":"2017","unstructured":"Standard Performance Evaluation Corporation. 2017. SPEC CPU2017 Benchmark Suite. http:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_2_1_55_1","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP Benchmark Suite. arXiv:1508.03619. Retrieved from https:\/\/arxiv.org\/abs\/1508.03619"},{"key":"e_1_3_2_1_56_1","unstructured":"Micron. 2020. Micron DDR5: Key Module Features. https:\/\/media-www. micron.com\/-\/media\/client\/global\/documents\/products\/technical-mark eting-brief\/ddr5_key_module_features_tech_brief.pdf"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"e_1_3_2_1_58_1","volume-title":"Memory Centric Characterization and Analysis of SPEC CPU2017 Suite. arXiv:1910","author":"Singh Sarabjeet","year":"2019","unstructured":"Sarabjeet Singh, and Manu Awasthi. 2019. Memory Centric Characterization and Analysis of SPEC CPU2017 Suite. arXiv:1910.00651. Retrieved from https:\/\/arxiv.org\/abs\/1910.00651"},{"key":"e_1_3_2_1_59_1","volume-title":"Retrieved","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation. 2023. Intel Xeon Platinum Processor. Retrieved April 15, 2023 from https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/processors\/xeon\/scalable\/platinum.html"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2000.844260"}],"event":{"name":"MEMSYS '23: The International Symposium on Memory Systems","location":"Alexandria VA USA","acronym":"MEMSYS '23"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3631882.3631886","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3631882.3631886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:35:33Z","timestamp":1755912933000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3631882.3631886"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,2]]},"references-count":60,"alternative-id":["10.1145\/3631882.3631886","10.1145\/3631882"],"URL":"https:\/\/doi.org\/10.1145\/3631882.3631886","relation":{},"subject":[],"published":{"date-parts":[[2023,10,2]]},"assertion":[{"value":"2024-04-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}