{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:14:30Z","timestamp":1771467270714,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,11,2]],"date-time":"2023-11-02T00:00:00Z","timestamp":1698883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/https:\/\/doi.org\/10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2110419"],"award-info":[{"award-number":["CCF-2110419"]}],"id":[{"id":"10.13039\/https:\/\/doi.org\/10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Tilos","award":["CCF-2112665"],"award-info":[{"award-number":["CCF-2112665"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,11,2]]},"DOI":"10.1145\/3632409.3632841","type":"proceedings-article","created":{"date-parts":[[2024,2,15]],"date-time":"2024-02-15T16:43:16Z","timestamp":1708015396000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Invited Paper: The Scope and Challenges of Scaling in Advanced Technologies"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-8390","authenticated-orcid":false,"given":"Chung-Kuan","family":"Cheng","sequence":"first","affiliation":[{"name":"UC San Diego, La Jolla, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0965-7247","authenticated-orcid":false,"given":"Bill","family":"Lin","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-7465-1749","authenticated-orcid":false,"given":"Byeonggon","family":"Kang","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8219-8908","authenticated-orcid":false,"given":"Yucheng","family":"Wang","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,2,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2023. Smaller better faster: imec presents chip scaling roadmap. https:\/\/www.imec-int.com\/en\/articles\/smaller-better-faster-imec-presents-chip-scaling-roadmap"},{"key":"e_1_3_2_1_2_1","unstructured":"H. Aoyama. [n. d.]. Irds 2022 lithography - IEEE. https:\/\/irds.ieee.org\/images\/files\/pdf\/2022\/2022IRDS_Litho.pdf"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948768"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720528"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3172938"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3184008"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3065639"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"S. Choi J. Jung A. B. Kahng M. Kim C-H Park B. Pramanik and D. Yoon. 2023. PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement. (2023). arXiv:2304.13215 [cs.AR]","DOI":"10.1109\/TCAD.2023.3334591"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_3_2_1_10_1","volume-title":"Novel Computer Aided Design (CAD) Methodology for Emerging Technologies to Fight the Stagnation of Moore's Law","author":"Ho C. T.","unstructured":"C. T. Ho. 2022. Novel Computer Aided Design (CAD) Methodology for Emerging Technologies to Fight the Stagnation of Moore's Law. University of California, San Diego."},{"key":"e_1_3_2_1_11_1","unstructured":"IEEE. 2020. IRDS International Roadmap for Devices and Systems: More-than-Moore White Paper. (2020)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.916104"},{"key":"e_1_3_2_1_13_1","volume-title":"Logical Reasoning Techniques for VLSI Applications","author":"Lee D.","unstructured":"D. Lee. 2022. Logical Reasoning Techniques for VLSI Applications. University of California, San Diego."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037885"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2157076"},{"key":"e_1_3_2_1_16_1","volume-title":"Cramming more components onto integrated circuits","author":"Moore G. E","unstructured":"G. E Moore. 1965. Cramming more components onto integrated circuits. McGraw-Hill New York, NY, USA:."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MSPEC.2020.9150552","article-title":"The node is nonsense","volume":"57","author":"Moore S. K","year":"2020","unstructured":"S. K Moore. 2020. The node is nonsense. IEEE Spectrum 57, 8 (2020), 24--30.","journal-title":"IEEE Spectrum"},{"key":"e_1_3_2_1_18_1","volume-title":"2011 Symposium on VLSI Technology - Digest of Technical Papers. 112--113","author":"Northrop G.","year":"2011","unstructured":"G. Northrop. 2011. Design technology co-optimization in technology definition for 22nm and beyond. In 2011 Symposium on VLSI Technology - Digest of Technical Papers. 112--113."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3220339"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"e_1_3_2_1_21_1","volume-title":"STCO: System-Technology Co-optimization. https:\/\/www.imec-int.com\/en\/articles\/unlocking-system-scaling-bottlenecks-system-technology-co-optimization","author":"Ryckaert J.","year":"2022","unstructured":"J. Ryckaert. 2022. STCO: System-Technology Co-optimization. https:\/\/www.imec-int.com\/en\/articles\/unlocking-system-scaling-bottlenecks-system-technology-co-optimization"}],"event":{"name":"SLIP '23: 2023 ACM International Workshop on System-Level Interconnect Pathfinding","location":"San Francisco CA USA","acronym":"SLIP '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3632409.3632841","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3632409.3632841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:45:43Z","timestamp":1750178743000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3632409.3632841"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,2]]},"references-count":21,"alternative-id":["10.1145\/3632409.3632841","10.1145\/3632409"],"URL":"https:\/\/doi.org\/10.1145\/3632409.3632841","relation":{},"subject":[],"published":{"date-parts":[[2023,11,2]]},"assertion":[{"value":"2024-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}