{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T21:41:05Z","timestamp":1772574065682,"version":"3.50.1"},"reference-count":85,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2024,2,15]],"date-time":"2024-02-15T00:00:00Z","timestamp":1707955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,6,30]]},"abstract":"<jats:p>Industry is moving towards large-scale hardware systems that bundle processor cores, memories, accelerators, and so on. via 2.5D integration. These components are fabricated separately as chiplets and then integrated using an interposer as an interconnect carrier. This new design style is beneficial in terms of yield and economies of scale, as chiplets may come from various vendors and are relatively easy to integrate into one larger sophisticated system. However, the benefits of this approach come at the cost of new security challenges, especially when integrating chiplets that come from untrusted or not fully trusted, third- party vendors.<\/jats:p>\n          <jats:p>In this work, we explore these challenges for modern interposer-based systems of cache-coherent, multi-core chiplets. First, we present basic coherence-oriented hardware Trojan attacks that pose a significant threat to chiplet-based designs and demonstrate how these basic attacks can be orchestrated to pose a significant threat to interposer-based systems. Second, we propose a novel scheme using an active interposer as a generic, secure-by-construction platform that forms a physical root of trust for modern 2.5D systems. The implementation of our scheme is confined to the interposer, resulting in little cost and leaving the chiplets and coherence system untouched. We show that our scheme prevents a range of coherence attacks with low overheads on system performance, \u223c4%. Further, we demonstrate that our scheme scales efficiently as system size and memory capacities increase, resulting in reduced performance overheads.<\/jats:p>","DOI":"10.1145\/3633461","type":"journal-article","created":{"date-parts":[[2023,11,20]],"date-time":"2023-11-20T11:54:23Z","timestamp":1700481263000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Coherence Attacks and Countermeasures in Interposer-based Chiplet Systems"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6443-579X","authenticated-orcid":false,"given":"Gino A.","family":"Chacon","sequence":"first","affiliation":[{"name":"Texas A&amp;M University, U.S.A."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5649-9128","authenticated-orcid":false,"given":"Charles","family":"Williams","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, U.S.A."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5093-2939","authenticated-orcid":false,"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[{"name":"New York University, Abu Dhabi, United Arab Emirates"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0782-0397","authenticated-orcid":false,"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University, Abu Dhabi, United Arab Emirates"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7120-7189","authenticated-orcid":false,"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, U.S.A."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2818-0459","authenticated-orcid":false,"given":"Vassos","family":"Soteriou","sequence":"additional","affiliation":[{"name":"Cyprus University of Technology, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,2,15]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"[n.d.]. Compute Express Link (CXL) Retrieved October 14 2022 from www.computeexpresslink.org"},{"key":"e_1_3_2_3_2","unstructured":"[n.d.]. The Ultimate Guide to Chiplets Retrieved August 08 2023 from https:\/\/anysilicon.com\/the-ultimate-guide-to-chiplets\/"},{"key":"e_1_3_2_4_2","unstructured":"[n.d.]. UCIe Retrieved August 12 2023 from https:\/\/www.uciexpress.org\/"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798238"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593144"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"e_1_3_2_8_2","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference.","author":"Bharadwaj S.","year":"2020","unstructured":"S. Bharadwaj, J. Yin, B. Beckmann, and T. Krishna. 2020. Kite: A family of heterogeneous interposer topologies enabled via accurate interconnect modeling. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference."},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3_1"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753274"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765959"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903032"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.59"},{"key":"e_1_3_2_14_2","first-page":"991","volume-title":"Proceedings of the 27th USENIX Security Symposium","author":"Bulck J. V.","year":"2018","unstructured":"J. V. Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx. 2018. Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution. In Proceedings of the 27th USENIX Security Symposium. USENIX Association, Baltimore, MD, 991\u20131008. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/bulck"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00061"},{"key":"e_1_3_2_16_2","article-title":"Hardware trojan threats to cache coherence in modern 2.5D chiplet systems","author":"Chacon G. A.","year":"2022","unstructured":"G. A. Chacon, C. Williams, J. Knechtel, O. Sinanoglu, and P. V. Gratz. 2022. Hardware trojan threats to cache coherence in modern 2.5D chiplet systems. IEEE Computer Architecture Letters (2022).","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00039"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346284"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_3_2_21_2","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2020.2970019","article-title":"Cross-layer co-optimization of network design and chiplet placement in 2.5D systems","author":"Coskun A.","year":"2020","unstructured":"A. Coskun, F. Eris, A. Joshi, A. B. Kahng, Y. Ma, A. Narayan, and V. Srinivas. 2020. Cross-layer co-optimization of network design and chiplet placement in 2.5D systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2020).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_22_2","volume-title":"S. Intel SGX Explained.","author":"Costan V.","year":"2016","unstructured":"V. Costan and S. Devadas. 2016. S. Intel SGX Explained.Technical Report."},{"key":"e_1_3_2_23_2","first-page":"857","volume-title":"Proceedings of the 25th USENIX Security Symposium","author":"Costan V.","year":"2016","unstructured":"V. Costan, I. Lebedev, and S. Devadas. 2016. Sanctum: Minimal hardware extensions for strong software isolation. In Proceedings of the 25th USENIX Security Symposium. USENIX Association, Austin, TX, 857\u2013874. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/costan"},{"key":"e_1_3_2_24_2","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1109\/ECTC.2019.00092","volume-title":"Proceedings of the 2019 IEEE 69th Electronic Components and Technology Conference.","author":"Coudrain P.","year":"2019","unstructured":"P. Coudrain, J. Charbonnier, A. Garnier, P. Vivet, R. V\u00e9lard, A. Vinci, F. Ponthenier, A. Farcy, R. Segaud, P. Chausse, L. Arnaud, D. Lattard, E. Guthmuller, G. Romano, A. Gueugnot, F. Berger, J. Beltritti, T. Mourier, M. Gottardi, S. Minoret, C. Ribi\u00e8re, G. Romero, P. . Philip, Y. Exbrayat, D. Scevola, D. Campos, M. Argoud, N. Allouti, R. Eleouet, C. Fuguet Tortolero, C. Aumont, D. Dutoit, C. Legalland, J. Michailos, S. Ch\u00e9ramy, and G. Simon. 2019. Active interposer technology for chiplet-based advanced 3D system architectures. In Proceedings of the 2019 IEEE 69th Electronic Components and Technology Conference.569\u2013578."},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00021"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2005.1579858"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00074"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00063"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.69"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.69"},{"key":"e_1_3_2_31_2","volume-title":"DARPA Envisions CHIPS as New Approach to Chip Design and Manufacturing","author":"Garrou P.","year":"2018","unstructured":"P. Garrou. 2018. DARPA Envisions CHIPS as New Approach to Chip Design and Manufacturing. Retrieved from https:\/\/www.3dincites.com\/2018\/10\/iftle-396-darpa-envisions-chips-as-new-approach-to-chip-design-and-manufacturing\/"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183361"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740840"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223647"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3047976"},{"key":"e_1_3_2_36_2","first-page":"541","volume-title":"Proceedings of the 26th USENIX Security Symposium","author":"Hua Z.","year":"2017","unstructured":"Z. Hua, J. Gu, Y. Xia, H. Chen, B. Zang, and H. Guan. 2017. vTZ: Virtualizing ARM TrustZone. In Proceedings of the 26th USENIX Security Symposium. USENIX Association, Vancouver, BC, 541\u2013556. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/hua"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897845.2897867"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808205"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.29"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477231.3490425"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2982188"},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378486"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317775"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926975"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951731"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064217"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.5555\/3307423.3307426"},{"issue":"3","key":"e_1_3_2_51_2","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1145\/2678373.2665726","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","volume":"42","author":"Lai Y. Kimand R. Dalyand J. Kimand C. Fallinand J. H. Leeand D. Leeand C. Wilkersonand K.","year":"2014","unstructured":"Y. Kimand R. Dalyand J. Kimand C. Fallinand J. H. Leeand D. Leeand C. Wilkersonand K. Lai and O. Mutlu. 2014. Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors. ACM SIGARCH Computer Architecture News 42, 3 (2014), 361\u2013372.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/775265.775268"},{"key":"e_1_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_54_2","doi-asserted-by":"crossref","unstructured":"M. LeMay and C. A. Gunter. 2014. Network-on-chip firewall: Countering defective and malicious system-on-chip hardware. arXiv:1404.3465. Retrieved from http:\/\/arxiv.org\/abs\/1404.3465","DOI":"10.1007\/978-3-319-23165-5_19"},{"key":"e_1_3_2_55_2","volume-title":"\u201cSecurity Technology Building a Secure System using Trustzone Technology","author":"Limited ARM","year":"2009","unstructured":"ARM Limited. 2009. \u201cSecurity Technology Building a Secure System using Trustzone Technology. Technical Report."},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527427"},{"key":"e_1_3_2_57_2","unstructured":"J. Lowe-Power A. M. Ahmad A. Akram M. Alian R. Amslinger M. Andreozzi A. Armejach N. Asmussen B. Beckmann S. Bharadwaj G. Black G. Bloom B. R. Bruce D. R. Carvalho J. Castrillon L. Chen N. Derumigny S. Diestelhorst W. Elsasser C. Escuin M. Fariborz A. Farmahini-Farahani P. Fotouhi R. Gambord J. Gandhi D. Gope T. Grass A. Gutierrez B. Hanindhito A. Hansson S. Haria A. HarrisT. Hayes A. Herrera M. Horsnell S. A. R. Jafri R. Jagtap H. Jang R. Jeyapaul T. M. Jones M. Jung S. Kannoth H. Khaleghzadeh Y. Kodama T. Krishna T. Marinelli C. Menard A. Mondelli M. Moreto T. M\u00fcck O. Naji K. Nathella H. Nguyen N. Nikoleris L. E. Olson M. Orr B. Pham P. Prieto T. Reddy A. Roelke M. Samani A. Sandberg J. Setoain B. Shingarov M. D. Sinclair T. Ta R. Thakur G. Travaglini M. Upton N. Vaish I. Vougioukas W. Wang Z. Wang N. Wehn C. Weis D. A. Wood H. Yoon and \u00c9. F. Zulian. 2020. The gem5 Simulator: Version 20.0+. arXiv:2007.03152. Retrieved from https:\/\/arxiv.org\/abs\/2007.03152"},{"key":"e_1_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831198"},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/2948618.2954331"},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.3020777"},{"key":"e_1_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"e_1_3_2_63_2","unstructured":"A. P. D. Nath S. Boddupalli S. Bhunia and S. Ray. 2019. ARK: Architecture for security resiliency in SoC designs with network-on-chip (NoC) fabrics."},{"key":"e_1_3_2_64_2","first-page":"1","volume-title":"Proceedings of the Topics in Cryptology \u2013 CT-RSA 2006.","author":"Osvik D. A.","year":"2006","unstructured":"D. A. Osvik, A. Shamir, and E. Tromer. 2006. Cache attacks and countermeasures: The case of AES. In Proceedings of the Topics in Cryptology \u2013 CT-RSA 2006.David Pointcheval (Ed.), Springer, Berlin, 1\u201320."},{"key":"e_1_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00069"},{"key":"e_1_3_2_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050633"},{"key":"e_1_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"key":"e_1_3_2_68_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530092"},{"key":"e_1_3_2_69_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317851"},{"key":"e_1_3_2_70_2","doi-asserted-by":"publisher","DOI":"10.1145\/2659651.2659719"},{"key":"e_1_3_2_71_2","unstructured":"M. Schwarz S. Weiser and D. Gruss. 2019. Practical enclave malware with intel SGX. arxiv:1902.03256. Retrieved from http:\/\/arxiv.org\/abs\/1902.03256"},{"key":"e_1_3_2_72_2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"e_1_3_2_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487803"},{"key":"e_1_3_2_74_2","unstructured":"C. Trippel D. Lustig and M. Martonosi. 2018. MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols. arXiv:1802.03802. Retrieved from https:\/\/arxiv.org\/abs\/1802.03802"},{"key":"e_1_3_2_75_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00083"},{"key":"e_1_3_2_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062927"},{"key":"e_1_3_2_77_2","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_2_78_2","doi-asserted-by":"publisher","DOI":"10.1145\/1095809.1095814"},{"key":"e_1_3_2_79_2","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665740"},{"key":"e_1_3_2_80_2","doi-asserted-by":"publisher","unstructured":"M. Yan J. Choi D. Skarlatos A. Morrison C. W. Fletcher and J. Torrellas. 2018. InvisiSpec: Making speculative execution invisible in the cache hierarchy.Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Press 428\u2013441. DOI:10.1109\/MICRO.2018.00042","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_2_81_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"e_1_3_2_82_2","first-page":"332","volume-title":"Proceedings of the 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture","author":"Yan M.","year":"2019","unstructured":"M. Yan, J. Wen, C. W. Fletcher, and J. Torrellas. 2019. SecDir: A secure directory to defeat directory side-channel attacks. In Proceedings of the 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture. 332\u2013345."},{"key":"e_1_3_2_83_2","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967053"},{"key":"e_1_3_2_84_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"e_1_3_2_85_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"e_1_3_2_86_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3633461","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3633461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:54:01Z","timestamp":1750287241000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3633461"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,15]]},"references-count":85,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,6,30]]}},"alternative-id":["10.1145\/3633461"],"URL":"https:\/\/doi.org\/10.1145\/3633461","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2,15]]},"assertion":[{"value":"2023-05-05","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-11-15","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-02-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}