{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T12:04:17Z","timestamp":1770465857566,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,27]],"date-time":"2023-10-27T00:00:00Z","timestamp":1698364800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,27]]},"DOI":"10.1145\/3633637.3633721","type":"proceedings-article","created":{"date-parts":[[2024,2,28]],"date-time":"2024-02-28T08:08:05Z","timestamp":1709107685000},"page":"537-546","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Design of High-speed CMOS Image Sensor Data Acquisition Based on FPGA"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-1500-3521","authenticated-orcid":false,"given":"Yifei","family":"Xia","sequence":"first","affiliation":[{"name":"Beijing University of Technology, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7982-1762","authenticated-orcid":false,"given":"Wei","family":"He","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7867-0077","authenticated-orcid":false,"given":"Jinling","family":"Cui","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9127-523X","authenticated-orcid":false,"given":"Qiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7889-986X","authenticated-orcid":false,"given":"Xin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, China"}]}],"member":"320","published-online":{"date-parts":[[2024,2,28]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Design of high-resolution image acquisition device based on FPGA [D]. North central university","author":"Yuecheng LIU","year":"2023","unstructured":"LIU Yuecheng. Design of high-resolution image acquisition device based on FPGA [D]. North central university, 2023. DOI: 10.27470 \/, dc nki. GHBGC. 2023.001371."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.16157\/j.issn.0258-7998.222857.)"},{"key":"e_1_3_2_1_3_1","first-page":"54","volume":"2023","author":"Yun LI","unstructured":"LI Yun,YUAN Xingmeng,XU Lantian. Research on high-speed transmission system and FPGA implementation of Aurora protocol[J].Electronic Products World,2023,30(06):54-58.)","journal-title":"Electronic Products World"},{"key":"e_1_3_2_1_4_1","volume-title":"Research and design of high-speed CMOS_SubLVDS Transceiver circuit [D]. Xian university of electronic science and technology","author":"Tianyuan Xie","year":"2023","unstructured":"Xie Tianyuan. Research and design of high-speed CMOS_SubLVDS Transceiver circuit [D]. Xian university of electronic science and technology, 2023. DOI: 10.27389 \/, dc nki. Gxadu. 2022.002554."},{"key":"e_1_3_2_1_5_1","first-page":"113","volume":"2023","author":"Hailong Huo","unstructured":"Huo Hailong, Zhang Guangyuan, Zeng Xiangzhong. A design of LVDS data string parallel conversion based on FPGA [J]. Yangtze River Information and Communication,2023,36(04):113-117. (in Chinese)","journal-title":"Yangtze River Information and Communication"},{"key":"e_1_3_2_1_6_1","volume-title":"Design and implementation of multi-channel data harvester based on FPGA [D]. North central university","author":"Shutian Yang","year":"2023","unstructured":"Yang Shutian. Design and implementation of multi-channel data harvester based on FPGA [D]. North central university, 2023. DOI: 10.27470 \/, dc nki. GHBGC. 2022.000291."},{"key":"e_1_3_2_1_7_1","first-page":"47","volume":"2022","author":"Yukai Sun","unstructured":"Sun Yukai, Ma Xun, Wang Yao Design of high-speed CMOS LVDS Transceiver Circuit [J]. China Integrated Circuits,2022,31(05):47-50. (in Chinese)","journal-title":"China Integrated Circuits"},{"issue":"23","key":"e_1_3_2_1_8_1","first-page":"99","volume":"2016","author":"Hongyang Jiang","unstructured":"Jiang Hongyang. High-speed LVDS signal reception and series parallel conversion based on FPGA Electronic Technology and Software Engineering,2016(23):99-100.","journal-title":"FPGA Electronic Technology and Software Engineering"},{"issue":"07","key":"e_1_3_2_1_9_1","first-page":"115","volume":"37","author":"Zheng Wang","year":"2019","unstructured":"Wang Zheng, Zhang Bin. A method of LVDS data Receiving based on FPGA [J] Chinese Journal of Technology and Applications, 2019,37 (07): 115-116. (in Chinese) DOI: 10.19695\/ j.Czynki.Cn12-1369.2019.07.61.","journal-title":"Chinese Journal of Technology and Applications"},{"key":"e_1_3_2_1_10_1","unstructured":"Zhang C. Research and implementation of data sending and receiving system based on LVDS [D]. Xi 'an Diandian Corporation Zi University of Science and Technology 2017."}],"event":{"name":"ICCPR 2023: 2023 12th International Conference on Computing and Pattern Recognition","location":"Qingdao China","acronym":"ICCPR 2023"},"container-title":["2023 12th International Conference on Computing and Pattern Recognition"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3633637.3633721","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3633637.3633721","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T17:18:57Z","timestamp":1755883137000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3633637.3633721"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,27]]},"references-count":10,"alternative-id":["10.1145\/3633637.3633721","10.1145\/3633637"],"URL":"https:\/\/doi.org\/10.1145\/3633637.3633721","relation":{},"subject":[],"published":{"date-parts":[[2023,10,27]]},"assertion":[{"value":"2024-02-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}