{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:00:22Z","timestamp":1750309222370,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":77,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["CNS-2106771"],"award-info":[{"award-number":["CNS-2106771"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1145\/3634737.3645011","type":"proceedings-article","created":{"date-parts":[[2024,6,28]],"date-time":"2024-06-28T11:51:38Z","timestamp":1719575498000},"page":"186-202","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Non-Fusion Based Coherent Cache Randomization Using Cross-Domain Accesses"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9487-7555","authenticated-orcid":false,"given":"Kartik","family":"Ramkrishnan","sequence":"first","affiliation":[{"name":"University Of Minnesota, Minneapolis, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6859-9758","authenticated-orcid":false,"given":"Stephen","family":"McCamant","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8921-1415","authenticated-orcid":false,"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9653-8777","authenticated-orcid":false,"given":"Pen-Chung","family":"Yew","sequence":"additional","affiliation":[{"name":"University of Minnesota at Twin Cities, Minneapolis, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,7]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"[n. d.]. codebase. https:\/\/www.chromium.org\/developers\/design-documents\/gpu-command-buffer. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_2_1","unstructured":"[n. d.]. commandbuffer. https:\/\/www.chromium.org\/developers\/design-documents\/gpu-command-buffer. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_3_1","unstructured":"[n. d.]. cve-2023-25000. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2023-25000. Accessed: 2023-12-12."},{"key":"e_1_3_2_2_4_1","unstructured":"[n. d.]. cve-2023-25332. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2023-25332. Accessed: 2023-12-12."},{"key":"e_1_3_2_2_5_1","unstructured":"[n. d.]. cve-2023-26556. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2023-26556. Accessed: 2023-12-12."},{"key":"e_1_3_2_2_6_1","unstructured":"[n. d.]. cve-2023-26557. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2023-26557. Accessed: 2023-12-12."},{"key":"e_1_3_2_2_7_1","unstructured":"[n. d.]. cve-2023-32691. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2023-32691. Accessed: 2023-12-12."},{"key":"e_1_3_2_2_8_1","unstructured":"[n. d.]. firefoxSharing. https:\/\/blog.mozilla.org\/attack-and-defense\/2021\/01\/27\/effectively-fuzzing-the-ipc-layer-in-firefox\/. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_9_1","unstructured":"[n. d.]. intelsidechannel. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/best-practices\/securing-workloads-against-side-channel-methods.html. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_10_1","unstructured":"[n. d.]. ipc-sniffer. https:\/\/github.com\/tomer8007\/chromium-ipc-sniffer. Accessed: 2023-07-10."},{"key":"e_1_3_2_2_11_1","unstructured":"[n. d.]. IPDL. https:\/\/firefox-source-docs.mozilla.org\/ipc\/ipdl.html. Accessed: 2023-07-10."},{"key":"e_1_3_2_2_12_1","unstructured":"[n. d.]. memfdSharing. https:\/\/man7.org\/linux\/man-pages\/man2\/memfd_create.2.html. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_13_1","unstructured":"[n. d.]. mit-shm. https:\/\/en.wikipedia.org\/wiki\/MIT-SHM. Accessed: 2023-07-10."},{"key":"e_1_3_2_2_14_1","unstructured":"[n. d.]. mojo-ipc. https:\/\/chromium.googlesource.com\/chromium\/src\/+\/refs\/tags\/72.0.3586.1\/ipc\/. Accessed: 2023-07-10."},{"key":"e_1_3_2_2_15_1","unstructured":"[n. d.]. onlineAppendix. https:\/\/github.com\/kartikram3\/RAWS-Supplementary. Accessed: 2023-12-12."},{"key":"e_1_3_2_2_16_1","unstructured":"[n. d.]. pulseaudio. https:\/\/man.archlinux.org\/man\/pulseaudio.1.en. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_17_1","unstructured":"[n. d.]. qubes. https:\/\/www.qubes-os.org\/. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_18_1","unstructured":"[n. d.]. sidechannel1. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/secure-coding\/security-best-practices-side-channel-resistance.html. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_19_1","unstructured":"[n. d.]. xserver. https:\/\/en.wikipedia.org\/wiki\/X.Org_Server. Accessed: 2023-07-15."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_2_21_1","volume-title":"Proceedings of the 22nd international conference on Parallel architectures and compilation techniques. IEEE, 213--224","author":"Beckmann Nathan","year":"2013","unstructured":"Nathan Beckmann and Daniel Sanchez. 2013. Jigsaw: Scalable software-defined caches. In Proceedings of the 22nd international conference on Parallel architectures and compilation techniques. IEEE, 213--224."},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"volume-title":"29th {USENIX} Security Symposium ({USENIX} Security 20). 1967--1984.","author":"Briongos Samira","key":"e_1_3_2_2_23_1","unstructured":"Samira Briongos, Pedro Malag\u00f3n, Jos\u00e9 M Moya, and Thomas Eisenbarth. 2020. RELOAD+ REFRESH: Abusing cache replacement policies to perform stealthy cache attacks. In 29th {USENIX} Security Symposium ({USENIX} Security 20). 1967--1984."},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_2_25_1","volume-title":"Leaking Control Flow Information via the Hardware Prefetcher. arXiv preprint arXiv:2109.00474","author":"Chen Yun","year":"2021","unstructured":"Yun Chen, Lingfeng Pei, and Trevor E Carlson. 2021. Leaking Control Flow Information via the Hardware Prefetcher. arXiv preprint arXiv:2109.00474 (2021)."},{"volume-title":"29th {USENIX} Security Symposium ({USENIX} Security 20). 451--468.","author":"Dessouky Ghada","key":"e_1_3_2_2_26_1","unstructured":"Ghada Dessouky, Tommaso Frassetto, and Ahmad-Reza Sadeghi. 2020. HybCache: Hybrid side-channel-resilient caches for trusted execution environments. In 29th {USENIX} Security Symposium ({USENIX} Security 20). 451--468."},{"key":"e_1_3_2_2_27_1","volume-title":"Computer Aided Verification: 8th International Conference, CAV'96 New Brunswick, NJ, USA","author":"Dill David L","year":"1996","unstructured":"David L Dill. 1996. The Mur \u03d5 verification system. In Computer Aided Verification: 8th International Conference, CAV'96 New Brunswick, NJ, USA, July 31-August 3, 1996 Proceedings 8. Springer, 390--393."},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2843859.2843867"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00019"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579856.3595794"},{"key":"e_1_3_2_2_31_1","volume-title":"Scatter and Split Securely: Defeating Cache Contention and Occupancy Attacks. In 2023 IEEE Symposium on Security and Privacy (SP). IEEE Computer Society, 1101--1115","author":"Giner Lukas","year":"2022","unstructured":"Lukas Giner, Stefan Steinegger, Antoon Purnal, Maria Eichlseder, Thomas Unterluggauer, Stefan Mangard, and Daniel Gruss. 2022. Scatter and Split Securely: Defeating Cache Contention and Occupancy Attacks. In 2023 IEEE Symposium on Security and Privacy (SP). IEEE Computer Society, 1101--1115."},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"volume-title":"24th {USENIX} Security Symposium ({USENIX} Security 15). 897--912.","author":"Gruss Daniel","key":"e_1_3_2_2_33_1","unstructured":"Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. 2015. Cache template attacks: Automating attacks on inclusive last-level caches. In 24th {USENIX} Security Symposium ({USENIX} Security 15). 897--912."},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897845.2897867"},{"volume-title":"A High-Precision and Timer-Free Directory-Based Side-Channel Attack in Non-Inclusive Cache Hierarchies using Intel TSX","author":"Kim Sowoong","key":"e_1_3_2_2_35_1","unstructured":"Sowoong Kim, Myeonggyun Han, and Woongki Baek. 2022. DPrime+ DAbort: A High-Precision and Timer-Free Directory-Based Side-Channel Attack in Non-Inclusive Cache Hierarchies using Intel TSX. IEEE."},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_2_40_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 375--387","author":"Ojha Divya","year":"2021","unstructured":"Divya Ojha and Sandhya Dwarkadas. 2021. TimeCache: Using Time to Eliminate Cache Side Channels when Sharing Software. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 375--387."},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2996021"},{"key":"e_1_3_2_2_42_1","volume-title":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 111--122","author":"Omar Hamza","year":"2020","unstructured":"Hamza Omar and Omer Khan. 2020. IRONHIDE: A secure multicore that efficiently mitigates microarchitecture state attacks for interactive applications. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 111--122."},{"volume-title":"25th {USENIX} security symposium ({USENIX} security 16). 565--581.","author":"Pessl Peter","key":"e_1_3_2_2_43_1","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. {DRAMA}: Exploiting {DRAM} addressing for cross-cpu attacks. In 25th {USENIX} security symposium ({USENIX} security 16). 565--581."},{"key":"e_1_3_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"e_1_3_2_2_45_1","unstructured":"Antoon Purnal Furkan Turan and Ingrid Verbauwhede. [n. d.]. Prime+ Scope: Overcoming the Observer Effect for High-Precision Cache Contention Attacks. ([n. d.])."},{"key":"e_1_3_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_2_49_1","volume-title":"First Time Miss: Low Overhead Mitigation for Shared Memory Cache Side Channels. In 49th International Conference on Parallel Processing-ICPP. 1--11","author":"Ramkrishnan Kartik","year":"2020","unstructured":"Kartik Ramkrishnan, Stephen McCamant, Pen Chung Yew, and Antonia Zhai. 2020. First Time Miss: Low Overhead Mitigation for Shared Memory Cache Side Channels. In 49th International Conference on Parallel Processing-ICPP. 1--11."},{"key":"e_1_3_2_2_50_1","volume-title":"New attacks and defenses for randomized caches. arXiv preprint arXiv:1909.12302","author":"Ramkrishnan Kartik","year":"2019","unstructured":"Kartik Ramkrishnan, Antonia Zhai, Stephen McCamant, and Pen Chung Yew. 2019. New attacks and defenses for randomized caches. arXiv preprint arXiv:1909.12302 (2019)."},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266805"},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446742"},{"volume-title":"30th {USENIX} Security Symposium ({USENIX} Security 21).","author":"Saileshwar Gururaj","key":"e_1_3_2_2_53_1","unstructured":"Gururaj Saileshwar and Moinuddin Qureshi. 2021. {MIRAGE}: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design. In 30th {USENIX} Security Symposium ({USENIX} Security 21)."},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"e_1_3_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_2_56_1","volume-title":"Jumanji: The Case for Dynamic NUCA in the Datacenter. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 665--680","author":"Schwedock Brian C","year":"2020","unstructured":"Brian C Schwedock and Nathan Beckmann. 2020. Jumanji: The Case for Dynamic NUCA in the Datacenter. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 665--680."},{"key":"e_1_3_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243736"},{"key":"e_1_3_2_2_58_1","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Shusterman Anatoly","year":"2021","unstructured":"Anatoly Shusterman, Ayush Agarwal, Sioli O'Connell, Daniel Genkin, Yossi Oren, and Yuval Yarom. 2021. {Prime+ Probe} 1, {JavaScript} 0: Overcoming Browser-based {Side-Channel} Defenses. In 30th USENIX Security Symposium (USENIX Security 21). 2863--2880."},{"volume-title":"28th {USENIX} Security Symposium ({USENIX} Security 19). 639--656.","author":"Shusterman Anatoly","key":"e_1_3_2_2_59_1","unstructured":"Anatoly Shusterman, Lachlan Kang, Yarden Haskal, Yosef Meltser, Prateek Mittal, Yossi Oren, and Yuval Yarom. 2019. Robust website fingerprinting through the cache occupancy channel. In 28th {USENIX} Security Symposium ({USENIX} Security 19). 639--656."},{"key":"e_1_3_2_2_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00050"},{"volume-title":"A primer on memory consistency and cache coherence","author":"Sorin Daniel","key":"e_1_3_2_2_61_1","unstructured":"Daniel Sorin, Mark Hill, and David Wood. 2011. A primer on memory consistency and cache coherence. Morgan & Claypool Publishers."},{"key":"e_1_3_2_2_62_1","unstructured":"Qinhan Tan Zhihua Zeng Kai Bu and Kui Ren. 2020. PhantomCache: Obfuscating Cache Conflicts with Localized Randomization.. In NDSS."},{"key":"e_1_3_2_2_63_1","volume-title":"2022 IEEE International Symposium on Secure and Private Execution Environment Design (SEED). IEEE, 13--24","author":"Unterluggauer Thomas","year":"2022","unstructured":"Thomas Unterluggauer, Austin Harris, Scott Constable, Fangfei Liu, and Carlos Rozas. 2022. Chameleon Cache: Approximating Fully Associative Caches with Random Replacement to Prevent Contention-Based Cache Attacks. In 2022 IEEE International Symposium on Secure and Private Execution Environment Design (SEED). IEEE, 13--24."},{"key":"e_1_3_2_2_64_1","volume-title":"2019 IEEE Symposium on Security and Privacy (SP). IEEE, 39--54","author":"Vila Pepe","year":"2019","unstructured":"Pepe Vila, Boris K\u00f6pf, and Jos\u00e9 F Morales. 2019. Theory and practice of finding eviction sets. In 2019 IEEE Symposium on Security and Privacy (SP). IEEE, 39--54."},{"key":"e_1_3_2_2_65_1","unstructured":"Junpeng Wan Yanxiang Bi Zhe Zhou and Zhou Li. [n. d.]. MeshUp: Stateless Cache Side-channel Attack on CPU Mesh. ([n. d.])."},{"key":"e_1_3_2_2_66_1","volume-title":"Volcano: Stateless Cache Side-channel Attack by Exploiting Mesh Interconnect. arXiv preprint arXiv:2103.04533","author":"Wan Junpeng","year":"2021","unstructured":"Junpeng Wan, Yanxiang Bi, Zhe Zhou, and Zhou Li. 2021. Volcano: Stateless Cache Side-channel Attack by Exploiting Mesh Interconnect. arXiv preprint arXiv:2103.04533 (2021)."},{"key":"e_1_3_2_2_67_1","volume-title":"2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1--6.","author":"Wang Yao","year":"2016","unstructured":"Yao Wang, Andrew Ferraiuolo, Danfeng Zhang, Andrew C Myers, and G Edward Suh. 2016. SecDCP: secure dynamic cache partitioning for efficient timing channel protection. In 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1--6."},{"key":"e_1_3_2_2_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_2_69_1","volume-title":"Scattercache: Thwarting cache attacks via cache set randomization. In 28th {USENIX} Security Symposium ({USENIX} Security 19). 675--692.","author":"Werner Mario","year":"2019","unstructured":"Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. Scattercache: Thwarting cache attacks via cache set randomization. In 28th {USENIX} Security Symposium ({USENIX} Security 19). 675--692."},{"key":"e_1_3_2_2_70_1","volume-title":"CTPP: A Fast and Stealth Algorithm for Searching Eviction Sets on Intel Processors.","author":"Xue Zihan","year":"2023","unstructured":"Zihan Xue, Jinchi Han, and Wei Song. 2023. CTPP: A Fast and Stealth Algorithm for Searching Eviction Sets on Intel Processors. (2023)."},{"key":"e_1_3_2_2_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_2_72_1","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture. 332--345","author":"Yan Mengjia","year":"2019","unstructured":"Mengjia Yan, Jen-Yang Wen, Christopher W Fletcher, and Josep Torrellas. 2019. Secdir: a secure directory to defeat directory side-channel attacks. In Proceedings of the 46th International Symposium on Computer Architecture. 332--345."},{"key":"e_1_3_2_2_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"volume-title":"L3 cache side-channel attack. In 23rd {USENIX} Security Symposium ({USENIX} Security 14). 719--732.","author":"Yarom Yuval","key":"e_1_3_2_2_74_1","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+ RELOAD: A high resolution, low noise, L3 cache side-channel attack. In 23rd {USENIX} Security Symposium ({USENIX} Security 14). 719--732."},{"key":"e_1_3_2_2_75_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"e_1_3_2_2_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"e_1_3_2_2_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3053277.3053279"},{"key":"e_1_3_2_2_78_1","volume-title":"ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No. 03EX705)","author":"Zhu Zhaomin","year":"2003","unstructured":"Zhaomin Zhu, Koh Johguchi, Hans J\u00fcrgen Mattausch, Tetsushi Koide, Tai Hirakawa, and Tetsuo Hironaka. 2003. A novel hierarchical multi-port cache. In ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No. 03EX705). IEEE, 405--408."}],"event":{"name":"ASIA CCS '24: 19th ACM Asia Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Singapore Singapore","acronym":"ASIA CCS '24"},"container-title":["Proceedings of the 19th ACM Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3634737.3645011","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:44:06Z","timestamp":1750290246000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3634737.3645011"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":77,"alternative-id":["10.1145\/3634737.3645011","10.1145\/3634737"],"URL":"https:\/\/doi.org\/10.1145\/3634737.3645011","relation":{},"subject":[],"published":{"date-parts":[[2024,7]]},"assertion":[{"value":"2024-07-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}