{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:03:11Z","timestamp":1755993791316,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:00:00Z","timestamp":1705536000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100006374","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP20H00593, JP22K17870"],"award-info":[{"award-number":["JP20H00593, JP22K17870"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,1,18]]},"DOI":"10.1145\/3635035.3637285","type":"proceedings-article","created":{"date-parts":[[2024,1,20]],"date-time":"2024-01-20T00:23:32Z","timestamp":1705710212000},"page":"84-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA Plane"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0228-0566","authenticated-orcid":false,"given":"Tomohiro","family":"Ueno","sequence":"first","affiliation":[{"name":"Center for Computational Science, RIKEN, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3101-8118","authenticated-orcid":false,"given":"Emanuele","family":"Del Sozzo","sequence":"additional","affiliation":[{"name":"Center for Computational Science, RIKEN, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6681-4192","authenticated-orcid":false,"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[{"name":"Center for Computational Science, RIKEN, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,1,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Amazon Web Services Inc.2023. AWS Inferentia. https:\/\/aws.amazon.com\/machine-learning\/inferentia\/?nc1=h_ls"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2023. Virtex UltraScale+. https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-ultrascale-plus.html"},{"volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications, Fernando Rinc\u00f3n, Jes\u00fas Barba, Hayden K.\u00a0H. So, Pedro Diniz, and Juli\u00e1n Caba (Eds.)","author":"Ben\u00a0Abdelhamid Riadh","key":"e_1_3_2_1_3_1","unstructured":"Riadh Ben\u00a0Abdelhamid and Yoshiki Yamaguchi. 2020. A Block-Based Systolic Array on an HBM2 FPGA for DNA Sequence Alignment. In Applied Reconfigurable Computing. Architectures, Tools, and Applications, Fernando Rinc\u00f3n, Jes\u00fas Barba, Hayden K.\u00a0H. So, Pedro Diniz, and Juli\u00e1n Caba (Eds.). Springer International Publishing, Cham, 298\u2013313."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630032"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3634920"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3532989"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927082"},{"volume-title":"Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von Neumann","author":"D\u2019Arnese Eleonora","key":"e_1_3_2_1_9_1","unstructured":"Eleonora D\u2019Arnese, Davide Conficconi, Marco\u00a0D Santambrogio, and Donatella Sciuto. 2022. Reconfigurable architectures: The shift from general systems to domain specific solutions. In Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von Neumann. Springer, 435\u2013456."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12539-017-0225-8"},{"key":"e_1_3_2_1_11_1","unstructured":"High-Performance Portable MPI. 2001. MPICH. https:\/\/www.mpich.org\/"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363679"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel. 2019. Intel\u00ae FPGA PAC D5005. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/sku\/193921\/intel-fpga-pac-d5005\/specifications.html"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. 2020. Accelerator Functional Unit Developer\u2019s Guide for Intel\u00ae FPGA Programmable Acceleration Card. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683129\/1-2-and-2-0-1\/about-this-document.html"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel. 2020. Avalon Streaming Interfaces. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683091\/20-1\/streaming-interfaces.html"},{"key":"e_1_3_2_1_16_1","unstructured":"Intel. 2023. Intel Agilex\u00ae 7 FPGA I-Series Development Kit. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/235244\/intel-agilex-7-fpga-iseries-development-kit-es2-2x-rtile-1x-ftile.html"},{"key":"e_1_3_2_1_17_1","unstructured":"Intel. 2023. Intel Agilex\u00ae 7 Variable Precision DSP Blocks User Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683037\/23-1\/variable-precision-dsp-blocks-overview.html"},{"key":"e_1_3_2_1_18_1","unstructured":"Intel. 2023. Open FPGA Stack (OFS). https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/platforms\/open-fpga-stack.html"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589350"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_21_1","volume-title":"Sparse Matrix Proceedings","author":"Kung Hsiang\u00a0Tsung","year":"1979","unstructured":"Hsiang\u00a0Tsung Kung and Charles\u00a0E Leiserson. 1979. Systolic arrays (for VLSI). In Sparse Matrix Proceedings 1978, Vol.\u00a01. Society for industrial and applied mathematics Philadelphia, PA, USA, 256\u2013282."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3183007"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3546181"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"Xinheng Liu Yao Chen Cong Hao Ashutosh Dhar and Deming Chen. 2021. WinoCNN: Kernel Sharing Winograd Systolic Array for Efficient Convolutional Neural Network Acceleration on FPGAs. In 2021 IEEE 32nd International Conference on Application-specific Systems Architectures and Processors (ASAP). 258\u2013265. https:\/\/doi.org\/10.1109\/ASAP52443.2021.00045","DOI":"10.1109\/ASAP52443.2021.00045"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","unstructured":"Christodoulos Peltekis Dionysios Filippas Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos. 2022. FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks. In 2022 IEEE 33rd International Conference on Application-specific Systems Architectures and Processors (ASAP). 93\u201397. https:\/\/doi.org\/10.1109\/ASAP54787.2022.00024","DOI":"10.1109\/ASAP54787.2022.00024"},{"key":"e_1_3_2_1_26_1","unstructured":"Patrice Quinton. 1983. The systematic design of systolic arrays. Ph.\u00a0D. Dissertation. INRIA."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3461478"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","unstructured":"Kentaro Sano Yoshiaki Hatsuda and Satoru Yamamoto. 2011. Scalable Streaming-Array of Simple Soft-Processors for Stencil Computations with Constant Memory-Bandwidth. In 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines. 234\u2013241. https:\/\/doi.org\/10.1109\/FCCM.2011.12","DOI":"10.1109\/FCCM.2011.12"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.51"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3578178.3579341"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3111761"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415730"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169855"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"Tomohiro Ueno Atsushi Koshiba and Kentaro Sano. 2021. Virtual Circuit-Switching Network with Flexible Topology for High-Performance FPGA Cluster. In 2021 IEEE 32nd International Conference on Application-specific Systems Architectures and Processors (ASAP). 41\u201348. https:\/\/doi.org\/10.1109\/ASAP52443.2021.00013","DOI":"10.1109\/ASAP52443.2021.00013"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579848"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3118544"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596535"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00010"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3604802"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3572917"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2785257"}],"event":{"name":"HPCAsia 2024: International Conference on High Performance Computing in Asia-Pacific Region","acronym":"HPCAsia 2024","location":"Nagoya Japan"},"container-title":["Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3635035.3637285","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3635035.3637285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T02:18:38Z","timestamp":1755915518000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3635035.3637285"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,18]]},"references-count":43,"alternative-id":["10.1145\/3635035.3637285","10.1145\/3635035"],"URL":"https:\/\/doi.org\/10.1145\/3635035.3637285","relation":{},"subject":[],"published":{"date-parts":[[2024,1,18]]},"assertion":[{"value":"2024-01-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}