{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:07:03Z","timestamp":1765357623594,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,5,7]],"date-time":"2024-05-07T00:00:00Z","timestamp":1715040000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,5,7]]},"DOI":"10.1145\/3637543.3652871","type":"proceedings-article","created":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T06:19:21Z","timestamp":1719814761000},"page":"43-46","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Using a Performance Model to Implement a Superscalar CVA6"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-4010-6961","authenticated-orcid":false,"given":"C\u00f4me","family":"Allart","sequence":"first","affiliation":[{"name":"Mines Saint-\u00c9tienne, CEA, Leti, Gardanne, France, Thales DIS, Meyreuil, France"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1904-479X","authenticated-orcid":false,"given":"Jean-Roch","family":"Coulon","sequence":"additional","affiliation":[{"name":"Thales DIS, Meyreuil, France"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5306-7811","authenticated-orcid":false,"given":"Andr\u00e9","family":"Sintzoff","sequence":"additional","affiliation":[{"name":"Thales DIS, Meyreuil, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9110-2800","authenticated-orcid":false,"given":"Olivier","family":"Potin","sequence":"additional","affiliation":[{"name":"Mines Saint-\u00c9tienne, CEA, Leti, Gardanne, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7394-5345","authenticated-orcid":false,"given":"Jean-Baptiste","family":"Rigaud","sequence":"additional","affiliation":[{"name":"Mines Saint-\u00c9tienne, CEA, Leti, Gardanne, France"}]}],"member":"320","published-online":{"date-parts":[[2024,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"EEMBC. 2024. Coremark. https:\/\/www.eembc.org\/coremark\/. (2024)."},{"key":"e_1_3_2_1_2_1","unstructured":"C. Allart et al. 2023. Performance Modeling of CVA6 with Cycle-Based Simulation. https:\/\/riscv-europe.org\/summit\/2023\/posters."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586130"},{"key":"e_1_3_2_1_5_1","unstructured":"gem5. 2011. The gem5 simulator system. https:\/\/www.gem5.org\/."},{"key":"e_1_3_2_1_6_1","unstructured":"OpenHW Group. 2024. CVA6 RISC-V CPU. https:\/\/github.com\/openhwgroup\/cva6. (2024)."},{"key":"e_1_3_2_1_7_1","volume-title":"Patterson","author":"Hennessy L.","year":"2019","unstructured":"John L. Hennessy and David A. Patterson. 2019. Computer architecture: a quantitative approach. (Sixth edition ed.). Morgan Kaufmann Publishers, Cambridge, MA. isbn: 9780128119051."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"M. Breughe et al. 2012. A Mechanistic Performance Model for Superscalar In-Order Processors. doi: 10.1109\/ISPASS.2012.6189202.","DOI":"10.1109\/ISPASS.2012.6189202"},{"key":"e_1_3_2_1_9_1","volume-title":"RISC-V Formal Interface (RVFI). Symbiotic EDA. (May","author":"DA.","year":"2020","unstructured":"Symbiotic EDA. 2020. RISC-V Formal Interface (RVFI). Symbiotic EDA. (May 2020)."},{"volume-title":"https:\/\/www.veripool.org\/verilator\/","year":"2024","key":"e_1_3_2_1_10_1","unstructured":"Veripool. 2024. Verilator. (2024). https:\/\/www.veripool.org\/verilator\/."},{"key":"e_1_3_2_1_11_1","unstructured":"Zhangcheng Zheng. 2019. Microarchitectural enhancement of ariane. https:\/\/zachzzc.github.io\/gsoc-ariane\/. (2019)."}],"event":{"name":"CF '24: 21st ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF '24"},"container-title":["Proceedings of the 21st ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3637543.3652871","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3637543.3652871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:47:00Z","timestamp":1755913620000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3637543.3652871"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,7]]},"references-count":11,"alternative-id":["10.1145\/3637543.3652871","10.1145\/3637543"],"URL":"https:\/\/doi.org\/10.1145\/3637543.3652871","relation":{},"subject":[],"published":{"date-parts":[[2024,5,7]]},"assertion":[{"value":"2024-07-01","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}