{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T02:10:12Z","timestamp":1755915012907,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,5,7]],"date-time":"2024-05-07T00:00:00Z","timestamp":1715040000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Graph Massivizer","award":["101093202"],"award-info":[{"award-number":["101093202"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,5,7]]},"DOI":"10.1145\/3637543.3652879","type":"proceedings-article","created":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T06:19:21Z","timestamp":1719814761000},"page":"79-82","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["NARS: Neuromorphic Acceleration through Register-Streaming Extensions on RISC-V Cores"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1797-1893","authenticated-orcid":false,"given":"Simone","family":"Manoni","sequence":"first","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4230-1381","authenticated-orcid":false,"given":"Paul","family":"Scheffler","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6688-1603","authenticated-orcid":false,"given":"Alfio","family":"Di Mauro","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4654-4690","authenticated-orcid":false,"given":"Luca","family":"Zanatta","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7323-759X","authenticated-orcid":false,"given":"Andrea","family":"Acquaviva","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1148-2450","authenticated-orcid":false,"given":"Andrea","family":"Bartolini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2024,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Filipp Akopyan et al. 2015. TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2015).","DOI":"10.1109\/TCAD.2015.2474396"},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Di Alfio","key":"e_1_3_2_1_2_1","unstructured":"Alfio Di Mauro et al. 2022. SNE: an Energy-Proportional Digital Accelerator for Sparse Event-Based Convolutions. In Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"volume-title":"26th IEEE International Conference on Electronics, Circuits and Systems (ICECS).","author":"Angelo","key":"e_1_3_2_1_3_1","unstructured":"Angelo Garofalo et al. 2019. PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters. In 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)."},{"key":"e_1_3_2_1_4_1","unstructured":"Liangzhen Lai et al. 2018. CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M CPUs. (2018)."},{"volume-title":"Parallel Time Batching: Systolic-Array Acceleration of Sparse Spiking Neural Computation. In IEEE International Symposium on High-Performance Computer Architecture (HPCA).","author":"Jeong-Jun","key":"e_1_3_2_1_5_1","unstructured":"Jeong-Jun Lee et al. 2022. Parallel Time Batching: Systolic-Array Acceleration of Sparse Spiking Neural Computation. In IEEE International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Hong-Han Lien et al. 2022. Sparse Compressed Spiking Neural Network Accelerator for Object Detection. IEEE Transactions on Circuits and Systems I: Regular Papers (2022).","DOI":"10.1109\/TCSI.2022.3149006"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"De Ma et al. 2023. Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning. ArXiv (2023).","DOI":"10.1093\/nsr\/nwae102"},{"volume-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture.","author":"Surya","key":"e_1_3_2_1_8_1","unstructured":"Surya Narayanan et al. 2020. SpinalFlow: an architecture and dataflow tailored for spiking neural networks. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Eustace Painkras et al. 2013. SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation. IEEE Journal of Solid-State Circuits (2013).","DOI":"10.1109\/JSSC.2013.2259038"},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Paul","key":"e_1_3_2_1_10_1","unstructured":"Paul Scheffler et al. 2021. Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra. In Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"P. Scheffler et al. 2023. Sparse Stream Semantic Registers: A Lightweight ISA Extension Accelerating General Sparse Linear Algebra. IEEE Transactions on Parallel & Distributed Systems (2023).","DOI":"10.1109\/TPDS.2023.3322029"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Fabian Schuiki et al. 2021. Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores. IEEE Trans. Comput. (2021).","DOI":"10.1109\/TC.2020.2987314"},{"key":"e_1_3_2_1_13_1","volume-title":"Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads","author":"Florian Zaruba","year":"2021","unstructured":"Florian Zaruba et al. 2021. Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads. IEEE Trans. Comput. (2021)."}],"event":{"name":"CF '24: 21st ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF '24"},"container-title":["Proceedings of the 21st ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3637543.3652879","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3637543.3652879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:46:32Z","timestamp":1755913592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3637543.3652879"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,7]]},"references-count":13,"alternative-id":["10.1145\/3637543.3652879","10.1145\/3637543"],"URL":"https:\/\/doi.org\/10.1145\/3637543.3652879","relation":{},"subject":[],"published":{"date-parts":[[2024,5,7]]},"assertion":[{"value":"2024-07-01","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}