{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:47Z","timestamp":1751094287693,"version":"3.41.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2024,2,14]],"date-time":"2024-02-14T00:00:00Z","timestamp":1707868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["U21B2030 and 92264204"],"award-info":[{"award-number":["U21B2030 and 92264204"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2019YFA0706100"],"award-info":[{"award-number":["2019YFA0706100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"name":"NSF","award":["2008365"],"award-info":[{"award-number":["2008365"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,3,31]]},"abstract":"<jats:p>Logic camouflage is a widely adopted technique that mitigates the threat of intellectual property (IP) piracy and overproduction in the integrated circuit (IC) supply chain. Camouflaged logic achieves functional obfuscation through physical-level ambiguity and post-manufacturing programmability. However, discussions on programmability are confined to the level of logic cells\/gates, limiting the broader-scale application of logic camouflage. In this work, we propose a novel module-level configuration methodology for programmable camouflaged logic that can be implemented without additional hardware ports and with negligible resources. We prove theoretically that the configuration of the programmable camouflaged logic cells can be achieved through the inputs and netlist of the original module. Further, we propose a novel lightweight ferroelectric FET (FeFET)-based reconfigurable logic gate (rGate) family and apply it to the proposed methodology. With the flexible replacement and the proposed configuration-aware conversion algorithm, this work is characterized by the input-only programming scheme as well as the combination of high output error rate and point-function-like defense. Evaluations show an average of &gt;95% of the alternative rGate location for camouflage, which is sufficient for the security-aware design. We illustrate the exponential complexity in function state traversal and the enhanced defense capability of locked blackbox against Boolean Satisfiability (SAT) attacks compared with key-based methods. We also preserve an evident output Hamming distance and introduce negligible hardware overheads in both gate-level and module-level evaluations under typical benchmarks.<\/jats:p>","DOI":"10.1145\/3640462","type":"journal-article","created":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T11:15:37Z","timestamp":1705058137000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Module-Level Configuration Methodology for Programmable Camouflaged Logic"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7091-5563","authenticated-orcid":false,"given":"Jianfeng","family":"Wang","sequence":"first","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1397-6822","authenticated-orcid":false,"given":"Zhonghao","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8379-7489","authenticated-orcid":false,"given":"Jiahao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6393-8635","authenticated-orcid":false,"given":"Yixin","family":"Xu","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3969-3676","authenticated-orcid":false,"given":"Tongguang","family":"Yu","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9240-3751","authenticated-orcid":false,"given":"Ziheng","family":"Zheng","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5512-4858","authenticated-orcid":false,"given":"Enze","family":"Ye","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5924-8807","authenticated-orcid":false,"given":"Sumitha","family":"George","sequence":"additional","affiliation":[{"name":"North Dakota State University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2421-353X","authenticated-orcid":false,"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3628-3431","authenticated-orcid":false,"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"University of Notre Dame, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]}],"member":"320","published-online":{"date-parts":[[2024,2,14]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310217"},{"key":"e_1_3_1_3_2","unstructured":"K. Z. Azar and H. M. Kamali. 2022. IP protection through logic locking: What to expect from the state-of-the-arts. Micro-Electronics Security Training Center Webniar Series."},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3080257"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"e_1_3_1_7_2","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1109\/ISVLSI.2016.89","volume-title":"2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201916)","author":"Collantes Maria I. Mera","year":"2016","unstructured":"Maria I. Mera Collantes, Mohamed El Massad, and Siddharth Garg. 2016. Threshold-dependent camouflaged cells to secure circuits against reverse engineering attacks. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201916). IEEE, 443\u2013448."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383897"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3045380"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-022-00294-x"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495587"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2023.103196"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058989"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_1_17_2","unstructured":"H. M. Kamali. 2022. Secure and robust key-trapped design-for-security architecture for protecting obfuscated logic. Cryptology ePrint Archive."},{"key":"e_1_3_1_18_2","unstructured":"H. M. Kamali K. Z. Azar F. Farahmandi and M. Tehranipoor. 2022. Advances in logic locking: Past present and prospects. Cryptology ePrint Archive."},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415667"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3118645"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045223"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.22"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.12.007"},{"key":"e_1_3_1_26_2","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1109\/HOST45689.2020.9300258","volume-title":"2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920)","author":"Rahman M. Tanjidur","year":"2020","unstructured":"M. Tanjidur Rahman, Shahin Tajik, M. Sazadur Rahman, Mark Tehranipoor, and Navid Asadizanjani. 2020. The key is left under the mat: On the inappropriate security assumption of logic locking schemes. In 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920). IEEE, 262\u2013272."},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516677"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2991134"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i3.86-118"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838397"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2601067"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937438"},{"key":"e_1_3_1_41_2","volume-title":"Design, Automation and Test in Europe Conference 2024","author":"Wang J.","year":"2024","unstructured":"J. Wang et\u00a0al. 2024. TroScan: Enhancing on-chip delivery resilience to physical attack through frequency-triggered key generation. In Design, Automation and Test in Europe Conference 2024. IEEE."},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2802600"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396725"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927219"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-27954-w"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3640462","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3640462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:58:18Z","timestamp":1750294698000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3640462"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,14]]},"references-count":48,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,3,31]]}},"alternative-id":["10.1145\/3640462"],"URL":"https:\/\/doi.org\/10.1145\/3640462","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2024,2,14]]},"assertion":[{"value":"2023-03-04","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-01-05","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-02-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}