{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:31:11Z","timestamp":1777105871741,"version":"3.51.4"},"reference-count":68,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2024,3,23]],"date-time":"2024-03-23T00:00:00Z","timestamp":1711152000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc\/4.0\/"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB3105104"],"award-info":[{"award-number":["2022YFB3105104"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,6,30]]},"abstract":"<jats:p>Dynamic binary translators (DBTs) are widely used to migrate applications between different instruction set architectures (ISAs). Despite extensive research to improve DBT performance, noticeable overhead remains, preventing near-native performance, especially when translating from complex instruction set computer (CISC) to reduced instruction set computer (RISC). For computational workloads, the main overhead stems from translated code quality. Experimental data show that state-of-the-art DBT products have dynamic code inflation of at least 1.46. This indicates that on average, more than 1.46 host instructions are needed to emulate one guest instruction. Worse, inflation closely correlates with translated code quality. However, the detailed sources of instruction inflation remain unclear.<\/jats:p>\n          <jats:p>\n            To understand the sources of inflation, we present\n            <jats:italic>Deflater<\/jats:italic>\n            , an instruction inflation analysis framework comprising a mathematical model, a collection of black-box unit tests called\n            <jats:italic>BenchMIAOes<\/jats:italic>\n            , and a trace-based simulator called\n            <jats:italic>InflatSim<\/jats:italic>\n            . The mathematical model calculates overall inflation based on the inflation of individual instructions and translation block optimizations. BenchMIAOes extract model parameters from DBTs without accessing DBT source code. InflatSim implements the model and uses the extracted parameters from BenchMIAOes to simulate a given DBT\u2019s behavior. Deflater is a valuable tool to guide DBT analysis and improvement. Using Deflater, we simulated inflation for three state-of-the-art CISC-to-RISC DBTs: ExaGear, Rosetta2, and LATX, with inflation errors of 5.63%, 5.15%, and 3.44%, respectively for SPEC CPU 2017, gaining insights into these commercial DBTs. Deflater also efficiently models inflation for the open source DBT QEMU and suggests optimizations that can substantially reduce inflation. Implementing the suggested optimizations confirms Deflater\u2019s effective guidance, with 4.65% inflation error, and gains 5.47x performance improvement.\n          <\/jats:p>","DOI":"10.1145\/3640813","type":"journal-article","created":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T11:27:12Z","timestamp":1705318032000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["An Instruction Inflation Analyzing Framework for Dynamic Binary Translators"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-2801-8918","authenticated-orcid":false,"given":"Benyi","family":"Xie","sequence":"first","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3514-2774","authenticated-orcid":false,"given":"Yue","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7113-7775","authenticated-orcid":false,"given":"Chenghao","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5869-5794","authenticated-orcid":false,"given":"Sicheng","family":"Tao","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5675-7533","authenticated-orcid":false,"given":"Zhuangzhuang","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2640-8173","authenticated-orcid":false,"given":"Xinyu","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9380-9096","authenticated-orcid":false,"given":"Yanzhi","family":"Lan","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2025-6763","authenticated-orcid":false,"given":"Xiang","family":"Wu","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5341-1343","authenticated-orcid":false,"given":"Tianyi","family":"Liu","sequence":"additional","affiliation":[{"name":"The University of Texas at San Antonio, Texas, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1724-4904","authenticated-orcid":false,"given":"Tingting","family":"Zhang","sequence":"additional","affiliation":[{"name":"Loongson Technology Co. Ltd., Beijing, China and Institute of Computing Technology, CAS, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0430-3669","authenticated-orcid":false,"given":"Fuxin","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2024,3,23]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"Apple. 2021. About the Rosetta Translation Environment. Retrieved March 3 2023 from https:\/\/developer.apple.com\/documentation\/apple-silicon\/about-the-rosetta-translation-environment"},{"key":"e_1_3_2_3_2","unstructured":"Apple. 2022. Running Intel Binaries in Linux VMs with Rosetta. Retrieved March 30 2023 from https:\/\/developer.apple.com\/documentation\/virtualization\/running_intel_binaries_in_linux_vms_with_rosetta"},{"key":"e_1_3_2_4_2","volume-title":"ARM CoreSight Architecture Specification v2.0","year":"2013","unstructured":"ARM. 2013. ARM CoreSight Architecture Specification v2.0. ARM."},{"key":"e_1_3_2_5_2","volume-title":"Cortex\u00ae-A77 Software Optimization Guide","year":"2019","unstructured":"ARM. 2019. Cortex\u00ae-A77 Software Optimization Guide. ARM."},{"key":"e_1_3_2_6_2","volume-title":"Arm\u00ae Neoverse\u2122 N2 Software Optimization Guide","year":"2020","unstructured":"ARM. 2020. Arm\u00ae Neoverse\u2122 N2 Software Optimization Guide. ARM."},{"key":"e_1_3_2_7_2","first-page":"1","volume-title":"Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation","author":"Bala Vasanth","year":"2000","unstructured":"Vasanth Bala, Evelyn Duesterwald, and Sanjeev Banerjia. 2000. Dynamo: A transparent dynamic optimization system. In Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation. 1\u201312."},{"key":"e_1_3_2_8_2","first-page":"191","volume-title":"Proceedings of the 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201903).","author":"Baraz Leonid","year":"2003","unstructured":"Leonid Baraz, Tevi Devor, Orna Etzion, Shalom Goldenberg, Alex Skaletsky, Yun Wang, and Yigel Zemach. 2003. IA-32 execution layer: A two-phase dynamic translator designed to support IA-32 applications on Itanium\/spl reg\/-based systems. In Proceedings of the 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201903). IEEE, 191\u2013201."},{"key":"e_1_3_2_9_2","volume-title":"Proceedings of the USENIX Annual Technical Conference: FREENIX Track","volume":"41","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator. In Proceedings of the USENIX Annual Technical Conference: FREENIX Track, Vol. 41. 46."},{"issue":"2","key":"e_1_3_2_10_2","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MM.2015.12","article-title":"Denver: NVIDIA\u2019s first 64-bit ARM processor","volume":"35","author":"Boggs Darrell","year":"2015","unstructured":"Darrell Boggs, Gary Brown, Nathan Tuck, and K. S. Venkatraman. 2015. Denver: NVIDIA\u2019s first 64-bit ARM processor. IEEE Micro 35, 2 (2015), 46\u201355.","journal-title":"IEEE Micro"},{"issue":"6","key":"e_1_3_2_11_2","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1145\/1993316.1993508","article-title":"Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator","volume":"46","author":"B\u00f6hm Igor","year":"2011","unstructured":"Igor B\u00f6hm, Tobias J. K. Edler von Koch, Stephen C. Kyle, Bj\u00f6rn Franke, and Nigel Topham. 2011. Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator. ACM SIGPLAN Notices 46, 6 (2011), 74\u201385.","journal-title":"ACM SIGPLAN Notices"},{"key":"e_1_3_2_12_2","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/IISWC.2009.5306785","volume-title":"Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC \u201909)","author":"Borin Edson","year":"2009","unstructured":"Edson Borin and Youfeng Wu. 2009. Characterization of DBT overhead. In Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC \u201909). IEEE, 178\u2013187."},{"key":"e_1_3_2_13_2","unstructured":"Derek Bruening and Saman Amarasinghe. 2004. Efficient Transparent and Comprehensive Runtime Code Manipulation. Ph.D. Dissertation. Massachusetts Institute of Technology."},{"key":"e_1_3_2_14_2","unstructured":"GitHub. 2013. Capstone-Engine: Capstone Disassembly\/Disassembler Framework. Retrieved March 30 2023 from https:\/\/github.com\/capstone-engine\/capstone"},{"issue":"2","key":"e_1_3_2_15_2","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/40.671403","article-title":"FX! 32: A profile-directed binary translator","volume":"18","author":"Chernoff Anton","year":"1998","unstructured":"Anton Chernoff, Mark Herdeg, Ray Hookway, Chris Reeve, Norman Rubin, Tony Tye, S. Bharadwaj Yadavalli, and John Yates. 1998. FX! 32: A profile-directed binary translator. IEEE Micro 18, 2 (1998), 56\u201364.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_16_2","unstructured":"Intel Corporation. 2022. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel."},{"issue":"1","key":"e_1_3_2_17_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2866573","article-title":"Optimizing indirect branches in dynamic binary translators","volume":"13","author":"d\u2019Antras Amanieu","year":"2016","unstructured":"Amanieu d\u2019Antras, Cosmin Gorgovan, Jim Garside, and Mikel Luj\u00e1n. 2016. Optimizing indirect branches in dynamic binary translators. ACM Transactions on Architecture and Code Optimization 13, 1 (2016), 1\u201325.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"e_1_3_2_18_2","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1145\/3062341.3062371","volume-title":"Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation","author":"d\u2019Antras Amanieu","year":"2017","unstructured":"Amanieu d\u2019Antras, Cosmin Gorgovan, Jim Garside, and Mikel Luj\u00e1n. 2017. Low overhead dynamic binary translation on arm. In Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation. 333\u2013346."},{"key":"e_1_3_2_19_2","first-page":"1","volume-title":"Slides from Linux Kongress","author":"Melo Arnaldo Carvalho De","year":"2010","unstructured":"Arnaldo Carvalho De Melo. 2010. The new Linux \u2018perf\u2019 tools. In Slides from Linux Kongress, Vol. 18. 1\u201342."},{"key":"e_1_3_2_20_2","first-page":"1","volume-title":"Proceedings of the 8th ACM International Conference on Computing Frontiers","author":"Deb Abhishek","year":"2011","unstructured":"Abhishek Deb, Josep Maria Codina, and Antonio Gonz\u00e1lez. 2011. SoftHV: A HW\/SW co-designed processor with horizontal and vertical fusion. In Proceedings of the 8th ACM International Conference on Computing Frontiers. 1\u201310."},{"key":"e_1_3_2_21_2","doi-asserted-by":"crossref","DOI":"10.1109\/SBAC-PAD53543.2021.00022","article-title":"Employing simulation to facilitate the design of dynamic binary translators","author":"Ros\u00e1rio Vanderson Martins do","year":"2021","unstructured":"Vanderson Martins do Ros\u00e1rio, Raphael Zinsly, Sandro Rigo, and Edson Borin. 2021. Employing simulation to facilitate the design of dynamic binary translators. In Proceedings of the 2021 IEEE 33rd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD \u201921). 104\u2013113.","journal-title":"Proceedings of the 2021 IEEE 33rd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD \u201921)."},{"issue":"6","key":"e_1_3_2_22_2","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/12.931892","article-title":"Dynamic binary translation and optimization","volume":"50","author":"Ebcioglu Kemal","year":"2001","unstructured":"Kemal Ebcioglu, Erik Altman, Michael Gschwind, and Sumedh Sathaye. 2001. Dynamic binary translation and optimization. IEEE Transactions on Computers 50, 6 (2001), 529\u2013548.","journal-title":"IEEE Transactions on Computers"},{"issue":"7","key":"e_1_3_2_23_2","doi-asserted-by":"crossref","first-page":"1603","DOI":"10.1360\/jos181603","article-title":"EfLA algorithm based on dynamic feedback","volume":"18","year":"2007","unstructured":"Feng Tang, Cheng-Gang Wu, Xiao-Bing Feng, and Zhao-Qing Zhang. 2007. EfLA algorithm based on dynamic feedback. Journal of Software 18, 7 (2007), 1603\u20131611.","journal-title":"Journal of Software"},{"key":"e_1_3_2_24_2","unstructured":"GitHub. 2018. FEX-Emu: A Fast Usermode x86 and x86-64 Emulator for ARM64. Retrieved March 30 2023 from https:\/\/github.com\/FEX-Emu\/FEX"},{"key":"e_1_3_2_25_2","first-page":"107","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Gouicem Redha","year":"2022","unstructured":"Redha Gouicem, Dennis Sprokholt, Jasper Ruehl, Rodrigo C. O. Rocha, Tom Spink, Soham Chakraborty, and Pramod Bhatotia. 2022. Risotto: A dynamic binary translator for weak memory model architectures. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Vol. 1. 107\u2013122."},{"key":"e_1_3_2_26_2","first-page":"104","volume-title":"Proceedings of the 10th International Symposium on Code Generation and Optimization","author":"Hong Ding-Yong","year":"2012","unstructured":"Ding-Yong Hong, Chun-Chen Hsu, Pen-Chung Yew, Jan-Jan Wu, Wei-Chung Hsu, Pangfeng Liu, Chien-Min Wang, and Yeh-Ching Chung. 2012. HQEMU: A multi-threaded and retargetable dynamic binary translator on multicores. In Proceedings of the 10th International Symposium on Code Generation and Optimization. 104\u2013113."},{"key":"e_1_3_2_27_2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/CGO.2004.1281676","volume-title":"Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO \u201904).","author":"Hu Shiliang","year":"2004","unstructured":"Shiliang Hu and James E. Smith. 2004. Using dynamic binary translation to fuse dependent instructions. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO \u201904). IEEE, 213\u2013224."},{"issue":"2","key":"e_1_3_2_28_2","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.2009.30","article-title":"Godson-3: A scalable multicore RISC processor with x86 emulation","volume":"29","author":"Hu Weiwu","year":"2009","unstructured":"Weiwu Hu, Jian Wang, Xiang Gao, Yunji Chen, Qi Liu, and Guojie Li. 2009. Godson-3: A scalable multicore RISC processor with x86 emulation. IEEE Micro 29, 2 (2009), 17\u201329.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_29_2","unstructured":"Huawei. 2022. Huawei Kunpeng ExaGear. Retrieved March 30 2023 from https:\/\/mirrors.huaweicloud.com\/kunpeng\/archive\/ExaGear\/"},{"key":"e_1_3_2_30_2","unstructured":"Intel. 2018. Processor trace. In Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual. Vol. 3. Intel 4025\u20134104."},{"key":"e_1_3_2_31_2","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1109\/MICRO50266.2020.00043","volume-title":"Proceedings of the 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201920)","author":"Jiang Jinhu","year":"2020","unstructured":"Jinhu Jiang, Rongchao Dong, Zhongjun Zhou, Changheng Song, Wenwen Wang, Pen-Chung Yew, and Weihua Zhang. 2020. More with less\u2014Deriving more translation rules with less training data for DBTs using parameterization. In Proceedings of the 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201920). IEEE, 415\u2013426."},{"key":"e_1_3_2_32_2","volume-title":"Proceedings of the IEEE\/ACM Workshop on Architectural and Microarchitectural Support for Binary Translation","author":"Keppel David","year":"2009","unstructured":"David Keppel. 2009. How to detect self-modifying code during instruction-set simulation. In Proceedings of the IEEE\/ACM Workshop on Architectural and Microarchitectural Support for Binary Translation."},{"key":"e_1_3_2_33_2","first-page":"253","volume-title":"Proceedings of the 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201903).","author":"Kim H.-S.","year":"2003","unstructured":"H.-S. Kim and James E. Smith. 2003. Hardware support for control transfers in code caches. In Proceedings of the 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201903). IEEE, 253\u2013264."},{"key":"e_1_3_2_34_2","unstructured":"Alexander Klaiber. 2000. The Technology Behind Crusoe Processors: Low-Power x86-Compatible Processors Implemented with Code Morphing Software. Technical Brief. Transmeta Corporation."},{"key":"e_1_3_2_35_2","article-title":"A hardware\/software codesigned virtual machine to support multiple ISAS","author":"Li Tingtao","year":"2008","unstructured":"Tingtao Li, Alei Liang, Bo Liu, Ling Lin, and Haibing Guan. 2008. A hardware\/software codesigned virtual machine to support multiple ISAS. In Proceedings of the AMSBT Conference. 38\u201344.","journal-title":"Proceedings of the AMSBT Conference."},{"issue":"2","key":"e_1_3_2_36_2","doi-asserted-by":"crossref","first-page":"199","DOI":"10.14257\/ijhit.2015.8.2.18","article-title":"Register allocation for QEMU dynamic binary translation systems","volume":"8","author":"Liang Yi","year":"2015","unstructured":"Yi Liang, Yuanhua Shao, Guowu Yang, and Jinzhao Wu. 2015. Register allocation for QEMU dynamic binary translation systems. International Journal of Hybrid Information Technology 8, 2 (2015), 199\u2013210.","journal-title":"International Journal of Hybrid Information Technology"},{"key":"e_1_3_2_37_2","volume-title":"LoongArch Reference Manual\u2014Volume 3: Virtualization and Binary Translation Extensions","author":"Technology China Loongson","year":"2023","unstructured":"China Loongson Technology. 2023. LoongArch Reference Manual\u2014Volume 3: Virtualization and Binary Translation Extensions. Loongson Technology Corporation Ltd."},{"issue":"6","key":"e_1_3_2_38_2","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/1064978.1065034","article-title":"Pin: Building customized program analysis tools with dynamic instrumentation","volume":"40","author":"Luk Chi-Keung","year":"2005","unstructured":"Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin: Building customized program analysis tools with dynamic instrumentation. ACM SIGPLAN Notices 40, 6 (2005), 190\u2013200.","journal-title":"ACM SIGPLAN Notices"},{"issue":"2","key":"e_1_3_2_39_2","first-page":"329","article-title":"Two condition code optimization approaches in binary translation.","volume":"42","author":"Ma Xiangning","year":"2005","unstructured":"Xiangning Ma, Chenggang Wu, Feng Tang, Xiaobing Feng, and Zhaoqing Zhang. 2005. Two condition code optimization approaches in binary translation. Jisuanji Yanjiu yu Fazhan (Computer Research and Development) 42, 2 (2005), 329\u2013337.","journal-title":"Jisuanji Yanjiu yu Fazhan (Computer Research and Development)"},{"key":"e_1_3_2_40_2","unstructured":"Microsoft. 2023. Windows on Arm Documentation. Retrieved March 30 2023 from https:\/\/learn.microsoft.com\/en-us\/windows\/arm\/overview"},{"key":"e_1_3_2_41_2","unstructured":"GitHub. 2023. MicroTranslator\/BenchMIAO: A Collection of Black-Box Unit Tests for DBT Inflation Analysis. Retrieved January 18 2024 from https:\/\/github.com\/MicroTranslator\/BenchMIAO"},{"key":"e_1_3_2_42_2","unstructured":"GitHub. 2023. MicroTranslator\/InflatSim: A Trace-Based DBT Inflation Simulator. Retrieved January 18 2024 from https:\/\/github.com\/MicroTranslator\/InflatSim"},{"issue":"7","key":"e_1_3_2_43_2","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/1543136.1542472","article-title":"Addressing the challenges of DBT for the ARM architecture","volume":"44","author":"Moore Ryan W.","year":"2009","unstructured":"Ryan W. Moore, Jos\u00e9 A. Baiocchi, Bruce R. Childers, Jack W. Davidson, and Jason D. Hiser. 2009. Addressing the challenges of DBT for the ARM architecture. ACM SIGPLAN Notices 44, 7 (2009), 147\u2013156.","journal-title":"ACM SIGPLAN Notices"},{"key":"e_1_3_2_44_2","volume-title":"Exploring Causes of Performance Overhead during Dynamic Binary Translation","author":"Nimmakayala Surya Tej","year":"2015","unstructured":"Surya Tej Nimmakayala. 2015. Exploring Causes of Performance Overhead during Dynamic Binary Translation. Ph. D. Dissertation. University of Kansas."},{"key":"e_1_3_2_45_2","first-page":"1","volume-title":"Proceedings of the 8th ACM International Conference on Computing Frontiers","author":"Ottoni Guilherme","year":"2011","unstructured":"Guilherme Ottoni, Thomas Hartin, Christopher Weaver, Jason Brandt, Belliappa Kuttanna, and Hong Wang. 2011. Harmonia: A transparent, efficient, and harmonious dynamic binary translator targeting the Intel\u00ae architecture. In Proceedings of the 8th ACM International Conference on Computing Frontiers. 1\u201310."},{"key":"e_1_3_2_46_2","first-page":"1","volume-title":"Proceedings of the 3rd Annual Haifa Experimental Systems Conference","author":"Payer Mathias","year":"2010","unstructured":"Mathias Payer and Thomas R. Gross. 2010. Generating low-overhead dynamic binary translators. In Proceedings of the 3rd Annual Haifa Experimental Systems Conference. 1\u201314."},{"key":"e_1_3_2_47_2","unstructured":"GitHub. 2021. PtitSeb: Box64\u2014Linux Userspace x86_64 Emulator with a Twist Targeted at ARM64 Linux Devices. Retrieved March 30 2023 from https:\/\/github.com\/ptitSeb\/box64"},{"key":"e_1_3_2_48_2","unstructured":"GitHub. 2003. QEMU a Generic and Open Source Machine & Userspace Emulator and Virtualizer. Retrieved March 30 2023 from https:\/\/github.com\/qemu\/qemu"},{"key":"e_1_3_2_49_2","unstructured":"QEMU. 2022. QEMU TCG Plugins\u2014QEMU 7.2.0 Documentation. Retrieved March 30 2023 from https:\/\/www.qemu.org\/docs\/master\/devel\/tcg-plugins.html"},{"key":"e_1_3_2_50_2","doi-asserted-by":"crossref","first-page":"888","DOI":"10.1145\/3519939.3523719","volume-title":"Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation","author":"Rocha Rodrigo C. O.","year":"2022","unstructured":"Rodrigo C. O. Rocha, Dennis Sprokholt, Martin Fink, Redha Gouicem, Tom Spink, Soham Chakraborty, and Pramod Bhatotia. 2022. Lasagne: A static binary translator for weak memory model architectures. In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. 888\u2013902."},{"issue":"8","key":"e_1_3_2_51_2","doi-asserted-by":"crossref","first-page":"1572","DOI":"10.1109\/TLA.2014.7014530","article-title":"Performance evaluation of dynamic binary instrumentation frameworks","volume":"12","author":"Rodr\u00edguez Ricardo J.","year":"2014","unstructured":"Ricardo J. Rodr\u00edguez, Juan Antonio Artal, and Jos\u00e9 Merseguer. 2014. Performance evaluation of dynamic binary instrumentation frameworks. IEEE Latin America Transactions 12, 8 (2014), 1572\u20131580.","journal-title":"IEEE Latin America Transactions"},{"key":"e_1_3_2_52_2","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/IISWC.2008.4636098","volume-title":"Proceedings of the 2008 IEEE International Symposium on Workload Characterization","author":"Ruiz-Alvarez Arkaitz","year":"2008","unstructured":"Arkaitz Ruiz-Alvarez and Kim Hazelwood. 2008. Evaluating the impact of dynamic binary translation systems on hardware cache performance. In Proceedings of the 2008 IEEE International Symposium on Workload Characterization. IEEE, 131\u2013140."},{"key":"e_1_3_2_53_2","first-page":"307","volume-title":"Proceedings of the 2018 IEEE 23rd International Conference on Emerging Technologies and Factory Automation (ETFA \u201918)","volume":"1","author":"Salgado Filipe","year":"2018","unstructured":"Filipe Salgado, Tiago Gomes, Adriano Tavares, and Jorge Cabral. 2018. A hardware-assisted translation cache for dynamic binary translation in embedded systems. In Proceedings of the 2018 IEEE 23rd International Conference on Emerging Technologies and Factory Automation (ETFA \u201918), Vol. 1. IEEE, 307\u2013312."},{"issue":"2","key":"e_1_3_2_54_2","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/151220.151227","article-title":"Binary translation","volume":"36","author":"Sites Richard L.","year":"1993","unstructured":"Richard L. Sites, Anton Chernoff, Matthew B. Kirk, Maurice P. Marks, and Scott G. Robinson. 1993. Binary translation. Communications of the ACM 36, 2 (1993), 69\u201381.","journal-title":"Communications of the ACM"},{"key":"e_1_3_2_55_2","first-page":"77","volume-title":"Proceedings of the 2019 USENIX Annual Technical Conference (USENIX ATC \u201919)","author":"Song Changheng","year":"2019","unstructured":"Changheng Song, Wenwen Wang, Pen-Chung Yew, Antonia Zhai, and Weihua Zhang. 2019. Unleashing the power of learning: An enhanced learning-based approach for dynamic binary translation. In Proceedings of the 2019 USENIX Annual Technical Conference (USENIX ATC \u201919). 77\u201390."},{"key":"e_1_3_2_56_2","first-page":"117","volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Souza Maxwell","year":"2010","unstructured":"Maxwell Souza, Daniel Nic\u00e1cio, and Guido Ara\u00fajo. 2010. ISAMAP: Instruction mapping driven by dynamic binary translation. In Proceedings of the International Symposium on Computer Architecture. 117\u2013138."},{"issue":"4","key":"e_1_3_2_57_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2996798","article-title":"Hardware-accelerated cross-architecture full-system virtualization","volume":"13","author":"Spink Tom","year":"2016","unstructured":"Tom Spink, Harry Wagstaff, and Bj\u00f6rn Franke. 2016. Hardware-accelerated cross-architecture full-system virtualization. ACM Transactions on Architecture and Code Optimization 13, 4 (2016), 1\u201325.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"e_1_3_2_58_2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/2597809.2597810","volume-title":"Proceedings of the 2014 SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","author":"Spink Tom","year":"2014","unstructured":"Tom Spink, Harry Wagstaff, Bj\u00f6rn Franke, and Nigel Topham. 2014. Efficient code generation in a region-based dynamic binary translator. In Proceedings of the 2014 SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. 3\u201312."},{"issue":"1","key":"e_1_3_2_59_2","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/1241601.1241602","article-title":"HDTrans: A low-overhead dynamic translator","volume":"35","author":"Sridhar Swaroop","year":"2007","unstructured":"Swaroop Sridhar, Jonathan S. Shapiro, and Prashanth P. Bungale. 2007. HDTrans: A low-overhead dynamic translator. ACM SIGARCH Computer Architecture News 35, 1 (2007), 135\u2013140.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_60_2","first-page":"217","volume-title":"Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201917)","author":"Wagstaff Harry","year":"2017","unstructured":"Harry Wagstaff, Bruno Bodin, Tom Spink, and Bj\u00f6rn Franke. 2017. SimBench: A portable benchmarking methodology for full-system simulators. In Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201917). IEEE, 217\u2013226."},{"key":"e_1_3_2_61_2","doi-asserted-by":"crossref","unstructured":"Jun Wang Jianmin Pang Liguo Fu Zheng Shan Feng Yue and Jiahao Zhang. 2018. A binary translation backend registers allocation algorithm based on priority. In Geo-Spatial Knowledge and Intelligence. Communications in Computer and Information Science Vol. 849. Springer 414\u2013425.","DOI":"10.1007\/978-981-13-0896-3_41"},{"issue":"2","key":"e_1_3_2_62_2","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1145\/3296957.3177160","article-title":"Enhancing cross-ISA DBT through automatically learned translation rules","volume":"53","author":"Wang Wenwen","year":"2018","unstructured":"Wenwen Wang, Stephen McCamant, Antonia Zhai, and Pen-Chung Yew. 2018. Enhancing cross-ISA DBT through automatically learned translation rules. ACM SIGPLAN Notices 53, 2 (2018), 84\u201397.","journal-title":"ACM SIGPLAN Notices"},{"issue":"3","key":"e_1_3_2_63_2","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1145\/3296975.3186413","article-title":"Improving dynamically-generated code performance on dynamic binary translators","volume":"53","author":"Wang Wenwen","year":"2018","unstructured":"Wenwen Wang, Jiacheng Wu, Xiaoli Gong, Tao Li, and Pen-Chung Yew. 2018. Improving dynamically-generated code performance on dynamic binary translators. ACM SIGPLAN Notices 53, 3 (2018), 17\u201330.","journal-title":"ACM SIGPLAN Notices"},{"key":"e_1_3_2_64_2","first-page":"591","volume-title":"Proceedings of the USENIX Annual Technical Conference","author":"Wang Wenwen","year":"2016","unstructured":"Wenwen Wang, P. Yew, Antonia Zhai, and Stephen McCamant. 2016. A general persistent code caching framework for dynamic binary translation (DBT). In Proceedings of the USENIX Annual Technical Conference. 591\u2013603."},{"key":"e_1_3_2_65_2","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/3081333.3081337","volume-title":"Proceedings of the 15th Annual International Conference on Mobile Systems, Applications, and Services","author":"Wang Wenwen","year":"2017","unstructured":"Wenwen Wang, Pen-Chung Yew, Antonia Zhai, Stephen McCamant, Youfeng Wu, and Jayaram Bobba. 2017. Enabling cross-ISA offloading for COTS binaries. In Proceedings of the 15th Annual International Conference on Mobile Systems, Applications, and Services. 319\u2013331."},{"key":"e_1_3_2_66_2","author":"Waterman Andrew","year":"2014","unstructured":"Andrew Waterman, Yunsup Lee, David Patterson, and Krste Asanovic. 2014. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2. RISC-V Foundation.","journal-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2"},{"issue":"2","key":"e_1_3_2_67_2","first-page":"1","article-title":"HyperBench: A benchmark suite for virtualization capabilities","volume":"3","author":"Wei Song","year":"2019","unstructured":"Song Wei, Kun Zhang, and Bibo Tu. 2019. HyperBench: A benchmark suite for virtualization capabilities. Proceedings of the ACM on Measurement and Analysis of Computing Systems 3, 2 (2019), 1\u201322.","journal-title":"Proceedings of the ACM on Measurement and Analysis of Computing Systems"},{"key":"e_1_3_2_68_2","first-page":"2","article-title":"Loongson instruction set architecture technology","volume":"60","year":"2023","unstructured":"Weiwu Hu, Wenxiang Wang, Ruiyang Wu, Huandong Wang, Lu Zeng, Chenghua Xu, Xiang Gao, and Fuxin Zhang. 2023. Loongson instruction set architecture technology. Journal of Computer Research and Development 60 (2023), 2\u201316.","journal-title":"Journal of Computer Research and Development"},{"key":"e_1_3_2_69_2","article-title":"VITS Test Suit: A micro-benchmark for evaluating performance isolation of virtualization systems","author":"Yuan Pingpeng","year":"2010","unstructured":"Pingpeng Yuan, Chong Ding, Long Cheng, Shengli Li, Hai Jin, and Wenzhi Cao. 2010. VITS Test Suit: A micro-benchmark for evaluating performance isolation of virtualization systems. In Proceedings of the 2010 IEEE 7th International Conference on E-Business Engineering. 132\u2013139.","journal-title":"Proceedings of the 2010 IEEE 7th International Conference on E-Business Engineering."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3640813","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3640813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:56Z","timestamp":1750294676000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3640813"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,23]]},"references-count":68,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,6,30]]}},"alternative-id":["10.1145\/3640813"],"URL":"https:\/\/doi.org\/10.1145\/3640813","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,23]]},"assertion":[{"value":"2023-06-19","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-01-04","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-03-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}