{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:15:24Z","timestamp":1756462524415,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,9,22]],"date-time":"2023-09-22T00:00:00Z","timestamp":1695340800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,9,22]]},"DOI":"10.1145\/3641584.3641723","type":"proceedings-article","created":{"date-parts":[[2024,6,14]],"date-time":"2024-06-14T22:44:43Z","timestamp":1718405083000},"page":"932-939","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Multi-Precision Floating-Point Multiplier Structure Applied to FPGA Embedded DSP"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3816-824X","authenticated-orcid":false,"given":"Yuehang","family":"Li","sequence":"first","affiliation":[{"name":"School of Communications and Information Engineering & School of Artificial Intelligence, Xi?an University of Posts & Telecommunications, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4235-2587","authenticated-orcid":false,"given":"Zhihong","family":"Huang","sequence":"additional","affiliation":[{"name":"Ehiway Microelectronic Science and Technology, China and \rAerospace Information Research Institute,Chinese Academy of Sciences, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9296-0775","authenticated-orcid":false,"given":"Gang","family":"Cai","sequence":"additional","affiliation":[{"name":"Ehiway Microelectronic Science and Technology, China and \rAerospace Information Research Institute,Chinese Academy of Sciences, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5292-3374","authenticated-orcid":false,"given":"Rui","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Communications and Information Engineering & School of Artificial Intelligence, Xi?an University of Posts & Telecommunications, China"}]}],"member":"320","published-online":{"date-parts":[[2024,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Skliarova I. . \"A Survey of Network-Based Hardware Accelerators.\" (2022).","DOI":"10.3390\/electronics11071029"},{"key":"e_1_3_2_1_2_1","unstructured":"Wang K. F. and X. H. Huang . \"Research of Image Recognition of Plant Diseases and Pests Based on Deep"},{"key":"e_1_3_2_1_3_1","unstructured":"Learning.\" International Journal of Cognitive Informatics and Natural Intelligence (IJCINI) 15(2021)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3226185"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2018.2836336"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/WCCCT56755.2023.10052457"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11071-019-04802-3"},{"key":"e_1_3_2_1_8_1","unstructured":"Altera Corporation Intel Agilex\u00ae 7 Variable Precision DSP Blocks User Guide[OL].2023. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683037\/23-1\/variable-precision-dsp-blocks-overview.html"},{"key":"e_1_3_2_1_9_1","unstructured":"Altera Inc..Stratix IV FPGA Device Handbook. www.intel.com 2015."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3183007"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3160191"},{"key":"e_1_3_2_1_13_1","first-page":"1798","volume-title":"Proc. IEEE Design Autom. Test Europe Conf. Exhibition (DATE)","author":"Mao W.","year":"2021","unstructured":"W. Mao, K. Li, X. Xie, S. Zhao, H. Li, and H. Yu, \u201cA reconfifigurable multiple-precision flfloating-point dot product unit for high-performance computing,\u201d in Proc. IEEE Design Autom. Test Europe Conf. Exhibition (DATE), 2021, pp. 1793\u20131798."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus49466.2020.9039009"},{"key":"e_1_3_2_1_15_1","volume-title":"Systematic IEEE rounding method for high-speed floating-point multipliers","author":"Takagi N. T.","year":"2004","unstructured":"Quach, N. T., Takagi, N., & Flynn, M. J. (2004). Systematic IEEE rounding method for high-speed floating-point multipliers. IEEE Transactions on V ery Large Scale Integration (VLSI) Systems, 12(5), 511\u2013521."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2895031"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0695-1"}],"event":{"name":"AIPR 2023: 2023 6th International Conference on Artificial Intelligence and Pattern Recognition","acronym":"AIPR 2023","location":"Xiamen China"},"container-title":["2023 6th International Conference on Artificial Intelligence and Pattern Recognition (AIPR)"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3641584.3641723","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3641584.3641723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:03:11Z","timestamp":1750291391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3641584.3641723"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,22]]},"references-count":16,"alternative-id":["10.1145\/3641584.3641723","10.1145\/3641584"],"URL":"https:\/\/doi.org\/10.1145\/3641584.3641723","relation":{},"subject":[],"published":{"date-parts":[[2023,9,22]]},"assertion":[{"value":"2024-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}