{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T22:18:40Z","timestamp":1770761920123,"version":"3.50.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:00:00Z","timestamp":1705536000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MCIN\/AE","award":["10.13039\/501100011033"],"award-info":[{"award-number":["10.13039\/501100011033"]}]},{"name":"MEEP","award":["946002"],"award-info":[{"award-number":["946002"]}]},{"name":"Spanish Government (Severo Ochoa)","award":["PID2019-107255GB-C21\/AEI \/10.13039\/501100011033, CEX2021-001148-S"],"award-info":[{"award-number":["PID2019-107255GB-C21\/AEI \/10.13039\/501100011033, CEX2021-001148-S"]}]},{"name":"Lenovo-BSC Contract-Framework Contract (2022)","award":["SoW L2 (2022)"],"award-info":[{"award-number":["SoW L2 (2022)"]}]},{"DOI":"10.13039\/501100006374","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2021-SGR-01007"],"award-info":[{"award-number":["2021-SGR-01007"]}],"id":[{"id":"10.13039\/501100006374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,1,18]]},"DOI":"10.1145\/3642921.3642928","type":"proceedings-article","created":{"date-parts":[[2024,3,6]],"date-time":"2024-03-06T11:40:56Z","timestamp":1709725256000},"page":"29-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Makinote: An FPGA-Based HW\/SW Platform for Pre-Silicon Emulation of RISC-V Designs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2279-6068","authenticated-orcid":false,"given":"Elias","family":"Perdomo","sequence":"first","affiliation":[{"name":"Computer Science, Barcelona Supercomputing Center, Spain and Computer Architecture, Universitat Polit\u00e8cnica de Catalunya, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7044-6868","authenticated-orcid":false,"given":"Alexander","family":"Kropotov","sequence":"additional","affiliation":[{"name":"Computer Science, Barcelona Supercomputing Center, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-8220-3948","authenticated-orcid":false,"given":"Francelly Katherine","family":"Cano Ladino","sequence":"additional","affiliation":[{"name":"Computer Science, Barcelona Supercomputing Center, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9548-3341","authenticated-orcid":false,"given":"Syed","family":"Zafar","sequence":"additional","affiliation":[{"name":"Computer Science, Barcelona Supercomputing Center, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7535-4821","authenticated-orcid":false,"given":"Teresa","family":"Cervero","sequence":"additional","affiliation":[{"name":"Computer Science, Barcelona Supercomputing Center, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0417-3430","authenticated-orcid":false,"given":"Xavier Martorell","family":"Bofill","sequence":"additional","affiliation":[{"name":"Computer Architecture, Universitat Polit\u00e8cnica de Catalunya, Spain and Computer Science, Barcelona Supercomputing Center, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4043-5044","authenticated-orcid":false,"given":"Behzad","family":"Salami","sequence":"additional","affiliation":[{"name":"Computer Science, Barcelona Supercomputing Center, Spain"}]}],"member":"320","published-online":{"date-parts":[[2024,3,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD Xilinx. 2022. Alveo U55C Data Center Accelerator Cards Data Sheet. Technical Report DS978."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD Xilinx. 2022. AXI DMA v7.1 LogiCORE IP Product Guide. Technical Report PG021."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD Xilinx. 2023. UltraScale Architecture and Product Data Sheet: Overview. Technical Report DS890 (v4.4.1)."},{"key":"e_1_3_2_1_4_1","unstructured":"AMD Xilinx. 2023. UltraScale+ Devices Integrated Block for PCI Express Product Guide. Technical Report PG213."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"e_1_3_2_1_6_1","unstructured":"B. Bailey. 2010. Emulator accelerator prototype - what\u2019s the difference?https:\/\/www.eetimes.com\/emulator-accelerator-prototype-whats-the-difference\/"},{"key":"e_1_3_2_1_7_1","unstructured":"T. Borgstrom. 2014. Transaction-Based Emulation Helps Tame SoC Verification. https:\/\/www.electronicdesign.com\/technologies\/eda\/article\/21800198\/transactionbased-emulation-helps-tame-soc-verification"},{"key":"e_1_3_2_1_8_1","unstructured":"Cadence Design Systems\u00a9. 2023. Palladium Emulation. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/emulation-and-prototyping\/palladium.html"},{"key":"e_1_3_2_1_9_1","volume-title":"Publisher: ACM New York","author":"Compton K.","year":"2002","unstructured":"K. Compton and S. Hauck. 2002. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys (csuR) 34, 2 (2002), 171\u2013210. Publisher: ACM New York, NY, USA."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3246491"},{"key":"e_1_3_2_1_11_1","volume-title":"2nd Workshop on Architecture Research using FPGA Platforms (WARFP","author":"Dave N.","year":"2006","unstructured":"N. Dave and others. 2006. Implementing a functional\/timing partitioned microprocessor simulator with an FPGA. In 2nd Workshop on Architecture Research using FPGA Platforms (WARFP 2006)."},{"key":"e_1_3_2_1_12_1","volume-title":"Accelerating RTL Simulation with Hardware-Software Co-Design. In Symposium on Microarchitecture (MICRO\u201923)","author":"Elsabbagh F.","year":"2023","unstructured":"F. Elsabbagh and others. 2023. Accelerating RTL Simulation with Hardware-Software Co-Design. In Symposium on Microarchitecture (MICRO\u201923)."},{"key":"e_1_3_2_1_13_1","volume-title":"Powered by Jekyll & Minimal Mistakes","year":"2023","unstructured":"FireSim\u00a9. Powered by Jekyll & Minimal Mistakes. 2023. FireSim. https:\/\/fires.im\/"},{"key":"e_1_3_2_1_14_1","article-title":"A Transaction-Based Unified Architecture for Simulation and Emulation. Very Large Scale Integration (VLSI) Systems","author":"Hassoun S.","year":"2005","unstructured":"S. Hassoun and others. 2005. A Transaction-Based Unified Architecture for Simulation and Emulation. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 13 (March 2005), 278 \u2013 287.","journal-title":"IEEE Transactions on 13"},{"key":"e_1_3_2_1_15_1","unstructured":"S. Hauck and A. Agarwal. 1996. Software technologies for reconfigurable systems. Northwestern University Dept. of ECE Technical Report (1996)."},{"key":"e_1_3_2_1_16_1","volume-title":"Reconfigurable computing: the theory and practice of FPGA-based computation","author":"Hauck S.","unstructured":"S. Hauck and A. DeHon. 2010. Reconfigurable computing: the theory and practice of FPGA-based computation. Elsevier."},{"key":"e_1_3_2_1_17_1","volume-title":"Efficient memory utilization for high-speed FPGA-based hardware emulators with SDRAMs. IEICE transactions on fundamentals of electronics, communications and computer sciences 90, 12","author":"Hosokawa K.","year":"2007","unstructured":"K. Hosokawa and others. 2007. Efficient memory utilization for high-speed FPGA-based hardware emulators with SDRAMs. IEICE transactions on fundamentals of electronics, communications and computer sciences 90, 12 (2007), 2810\u20132817."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 2018 International Symposium on Physical Design. 26\u201333","author":"Hung W.","unstructured":"W. Hung and R. Sun. 2018. Challenges in large FPGA-based logic emulation systems. In Proceedings of the 2018 International Symposium on Physical Design. 26\u201333."},{"key":"e_1_3_2_1_19_1","volume-title":"https:\/\/github.com\/enjoy-digital\/litex","author":"X.","year":"2023","unstructured":"LiteX. 2023. Github:. https:\/\/github.com\/enjoy-digital\/litex (2023)."},{"key":"e_1_3_2_1_20_1","unstructured":"Marenostrum Experimental Exascale Platform (MEEP) & BSC. [n. d.]. Scalar core: Lagarto Hun improvements | MEEP. https:\/\/meep-project.eu\/media\/news\/scalar-core-lagarto-hun-improvements"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174125"},{"key":"e_1_3_2_1_22_1","unstructured":"RISC-V International\u00ae. [n. d.]. Specification Status - Home - RISC-V International. https:\/\/wiki.riscv.org\/display\/HOME\/Specification+Status"},{"key":"e_1_3_2_1_23_1","volume-title":"What\u2019s The Difference Between FPGA And Custom Silicon Emulators?Electronic Design","author":"Rizzatti L.","year":"2014","unstructured":"L. Rizzatti. 2014. What\u2019s The Difference Between FPGA And Custom Silicon Emulators?Electronic Design (2014)."},{"key":"e_1_3_2_1_24_1","unstructured":"Siemens\u00a9. 2023. Veloce Hardware-assisted Verification System. https:\/\/eda.sw.siemens.com\/en-US\/ic\/veloce\/"},{"key":"e_1_3_2_1_25_1","unstructured":"Synopsys\u00ae. 2023. HAPS-100 \u2013 Prototyping | Synopsys Verification. https:\/\/www.synopsys.com\/verification\/prototyping\/haps-100.html"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"R. Tessier. 2008. Multi-FPGA systems: Logic emulation. In Reconfigurable Computing. 637\u2013669.","DOI":"10.1016\/B978-012370522-8.50039-X"},{"key":"e_1_3_2_1_27_1","volume-title":"RAMP: Research accelerator for multiple processors","author":"Wawrzynek J.","year":"2007","unstructured":"J. Wawrzynek and others. 2007. RAMP: Research accelerator for multiple processors. IEEE micro 27, 2 (2007), 46\u201357. Publisher: IEEE."},{"key":"e_1_3_2_1_28_1","unstructured":"Xilinx Inc.2021. AXI High Bandwidth Memory Controller v1.0 LogiCORE IP Product Guide. Technical Report PG276 (v1.0). Xilinx Inc."}],"event":{"name":"RAPIDO '24: Rapid Simulation and Performance Evaluation for Design","location":"Munich Germany","acronym":"RAPIDO '24"},"container-title":["Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3642921.3642928","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3642921.3642928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T20:24:22Z","timestamp":1755980662000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3642921.3642928"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,18]]},"references-count":28,"alternative-id":["10.1145\/3642921.3642928","10.1145\/3642921"],"URL":"https:\/\/doi.org\/10.1145\/3642921.3642928","relation":{},"subject":[],"published":{"date-parts":[[2024,1,18]]},"assertion":[{"value":"2024-03-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}