{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:43:07Z","timestamp":1767850987530,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:00:00Z","timestamp":1705536000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,1,18]]},"DOI":"10.1145\/3642921.3642956","type":"proceedings-article","created":{"date-parts":[[2024,3,6]],"date-time":"2024-03-06T11:40:56Z","timestamp":1709725256000},"page":"35-41","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Modeling methodology for multi-die chip design based on gem5\/SystemC co-simulation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-2982-0566","authenticated-orcid":false,"given":"Fabian","family":"Sch\u00e4tzle","sequence":"first","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems,, Forschungszentrum J\u00fclich GmbH, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0382-7743","authenticated-orcid":false,"given":"Carlos","family":"Falquez","sequence":"additional","affiliation":[{"name":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6974-1891","authenticated-orcid":false,"given":"Stefan","family":"Heinen","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6973-4120","authenticated-orcid":false,"given":"Nam","family":"Ho","sequence":"additional","affiliation":[{"name":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1319-6404","authenticated-orcid":false,"given":"Antoni","family":"Portero","sequence":"additional","affiliation":[{"name":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0748-7264","authenticated-orcid":false,"given":"Estela","family":"Suarez","sequence":"additional","affiliation":[{"name":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6177-8308","authenticated-orcid":false,"given":"Johannes","family":"Van Den Boom","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0682-7941","authenticated-orcid":false,"given":"Stefan","family":"Van Waasen","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany"}]}],"member":"320","published-online":{"date-parts":[[2024,3,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2012.6134619"},{"key":"e_1_3_2_1_2_1","unstructured":"2023. Meteor Lake Architecture Overview. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/788851\/meteor-lake-architecture-overview.html [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_3_1","unstructured":"2023. UCIe: Universal Chiplet Interconnect Express. https:\/\/www.uciexpress.org [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_4_1","unstructured":"Arm. 2021. Arm Neoverse V1 reference design Software Developer Guide. https:\/\/developer.arm.com\/documentation\/PJDOC-1779577084-33214\/RelG [Accessed 2023-10-27]."},{"key":"e_1_3_2_1_5_1","unstructured":"Arm. 2022. AMBA 5 CHI Architecture Specification. https:\/\/developer.arm.com\/documentation\/ihi0050\/f [Accessed 2023-10-27]."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3300189.3300192"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3203005"},{"key":"e_1_3_2_1_10_1","unstructured":"CCIX Consortium. 2017-2023. Cache Coherent Interconnect for Accelerators. https:\/\/www.ccixconsortium.com [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_11_1","unstructured":"CXL Consortium. 2022. Compute Express Link. https:\/\/www.computeexpresslink.org [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_12_1","unstructured":"Jonathon Evans Michael Andersch Vikram Sethi Gonzalo Brito and Vishal Mehta. 2022. NVIDIA Grace Hopper Superchip Architecture In-Depth. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/788851\/meteor-lake-architecture-overview.html [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_13_1","unstructured":"Jonathon Evans Ian Finder Ivan Goldwasser John Linford Vishal Mehta Daniel Ruiz and Mathias Wagner. 2023. NVIDIA Grace CPU Superchip Architecture In Depth. https:\/\/resources.nvidia.com\/en-us-grace-cpu\/grace-cpu-1 [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530428"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070981"},{"key":"e_1_3_2_1_16_1","volume-title":"AI and Memory Wall. RiseLab Medium Post","author":"Gholami Amir","year":"2021","unstructured":"Amir Gholami, Zhewei Yao, Sehoon Kim, Michael\u00a0W Mahoney, and Kurt Keutzer. 2021. AI and Memory Wall. RiseLab Medium Post (2021)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.44"},{"key":"e_1_3_2_1_18_1","unstructured":"Ph.D. John D.\u00a0McCalpin. [n. d.]. STREAM: Sustainable Memory Bandwidth in High Performance Computers. https:\/\/www.cs.virginia.edu\/stream [Accessed 2023-10-27]."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_2_1_20_1","unstructured":"Mark LaPedus. 2018. Big Trouble At 3nm. https:\/\/semiengineering.com\/big-trouble-at-3nm [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"e_1_3_2_1_22_1","unstructured":"Jason Lowe-Power. 2023. Ruby. https:\/\/www.gem5.org\/documentation\/general_docs\/ruby [Accessed 2023-09-27]."},{"key":"e_1_3_2_1_23_1","volume-title":"Survey on chiplets: interface, interconnect and integration methodology. CCF Transactions on High Performance Computing","author":"Ma Xiaohan","year":"2022","unstructured":"Xiaohan Ma, Ying Wang, Yujie Wang, Xuyi Cai, and Yi Han. 2022. Survey on chiplets: interface, interconnect and integration methodology. CCF Transactions on High Performance Computing (2022), 1\u201310. https:\/\/api.semanticscholar.org\/CorpusID:247846633"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344612"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2017.8016146"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352380"},{"key":"e_1_3_2_1_29_1","unstructured":"The\u00a0TOP500 project. 2023. The TOP500. https:\/\/www.top500.org\/"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.374"},{"key":"e_1_3_2_1_31_1","unstructured":"Siemens. 2023. ModelSim. https:\/\/eda.sw.siemens.com\/en-US\/ic\/modelsim\/ [Accessed 2023-10-26]."},{"key":"e_1_3_2_1_32_1","unstructured":"Francisco Socal. 2023. Moving AMBA forward with multi-chip and CHI C2C. https:\/\/community.arm.com\/arm-community-blogs\/b\/infrastructure-solutions-blog\/posts\/multi-chip-and-chi-c2c [Accessed 2023-10-09]."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/PMBS54543.2021.00008"}],"event":{"name":"RAPIDO '24: Rapid Simulation and Performance Evaluation for Design","location":"Munich Germany","acronym":"RAPIDO '24"},"container-title":["Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3642921.3642956","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3642921.3642956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T20:24:12Z","timestamp":1755980652000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3642921.3642956"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,18]]},"references-count":34,"alternative-id":["10.1145\/3642921.3642956","10.1145\/3642921"],"URL":"https:\/\/doi.org\/10.1145\/3642921.3642956","relation":{},"subject":[],"published":{"date-parts":[[2024,1,18]]},"assertion":[{"value":"2024-03-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}