{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T19:45:33Z","timestamp":1782589533473,"version":"3.54.5"},"reference-count":57,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2024,3,18]],"date-time":"2024-03-18T00:00:00Z","timestamp":1710720000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2024,3,31]]},"abstract":"<jats:p>With applications to become increasingly compute- and data-intensive, requiring more processing power, many Internet of Things (IoT) platforms in robots, drones, and autonomous vehicles that implement neural network inference, cryptographic functions or signal processing (e.g., multimedia, communication), employ field programmable gate arrays (FPGAs). At the same time, dynamic partial reconfiguration (DPR) in modern FPGAs enable changing the function of a part of the FPGA by dynamically loading new bitstreams to the logic regions without affecting the function of other parts of the FPGA. This is especially useful to update functions of IoT devices while in operation for bug fixing or functionality adjustments and, more importantly, when these IoT devices integrate low-cost FPGAs that can hardly realize many hard accelerators. To deal with one of the major limitations of using partial reconfiguration in IoT devices, this work introduces techniques to flexibly use DPR, namely, FLEXDPR, by sharing reconfigurable partitions among different accelerator functions and by supporting virtual relocation of these functions. Experimental results on the Xilinx Zynq-7000 platform reveal energy and latency efficiency improvements of about 20%, on average. Overall, the suggested approach can reduce partial reconfiguration overhead while easing the scheduler\u2019s decisions for the deployment of hardware functions throughout time and space in a performance-conscious manner.<\/jats:p>","DOI":"10.1145\/3643825","type":"journal-article","created":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T11:55:16Z","timestamp":1706788516000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Flexible Updating of Internet of Things Computing Functions through Optimizing Dynamic Partial Reconfiguration"],"prefix":"10.1145","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2371-0633","authenticated-orcid":false,"given":"George","family":"Kornaros","sequence":"first","affiliation":[{"name":"Hellenic Mediterranean University, Heraklion, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-5162-2271","authenticated-orcid":false,"given":"Svoronos","family":"Leivadaros","sequence":"additional","affiliation":[{"name":"Hellenic Mediterranean University, Heraklion, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5863-7112","authenticated-orcid":false,"given":"Filippos","family":"Kolimbianakis","sequence":"additional","affiliation":[{"name":"Hellenic Mediterranean University, Heraklion, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,3,18]]},"reference":[{"key":"e_1_3_3_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247755"},{"key":"e_1_3_3_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3043750"},{"key":"e_1_3_3_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/SSI52265.2021.9467030"},{"key":"e_1_3_3_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886411"},{"key":"e_1_3_3_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"e_1_3_3_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.010"},{"key":"e_1_3_3_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00037"},{"key":"e_1_3_3_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.32"},{"key":"e_1_3_3_10_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.11.008"},{"key":"e_1_3_3_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_3_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3485-4_18"},{"key":"e_1_3_3_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2271917"},{"key":"e_1_3_3_14_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927114"},{"key":"e_1_3_3_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393328"},{"key":"e_1_3_3_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3137785"},{"key":"e_1_3_3_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873677"},{"key":"e_1_3_3_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_8"},{"key":"e_1_3_3_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00039"},{"key":"e_1_3_3_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_3_3_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC.2015.7320168"},{"key":"e_1_3_3_22_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.06.005"},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCC.2017.8024687"},{"key":"e_1_3_3_24_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101761"},{"key":"e_1_3_3_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568335"},{"key":"e_1_3_3_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697952"},{"key":"e_1_3_3_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442122"},{"key":"e_1_3_3_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974721"},{"key":"e_1_3_3_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3462329"},{"key":"e_1_3_3_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3180263"},{"key":"e_1_3_3_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00026"},{"key":"e_1_3_3_32_2","doi-asserted-by":"publisher","unstructured":"Peter Mell and Timothy Grance. 2011. The NIST Definition of Cloud Computing. (2011-09-28 2011). DOI:10.6028\/NIST.SP.800-145","DOI":"10.6028\/NIST.SP.800-145"},{"key":"e_1_3_3_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3101153"},{"key":"e_1_3_3_34_2","unstructured":"Bryon Moyer. 2020. ML Opening New Doors For FPGAs. (6 2020). Retrieved from https:\/\/semiengineering.com\/fpgas-hide-hardware-for-machine-learning\/"},{"key":"e_1_3_3_35_2","unstructured":"Mao Nakajima Takayuki Ikushima and Lonna Edwards. (n.d.) Using Intel FPGAs for Real-Time Image Processing in High-Performance Industrial Cameras. Retrieved from https:\/\/cdrdv2-public.intel.com\/777976\/hamamatsu-case-study.pdf"},{"key":"e_1_3_3_36_2","unstructured":"NCBI. 2020. RefSeq Genetic Sequence Database. (2020). Retrieved from https:\/\/www.ncbi.nlm.nih.gov\/refseq\/ (accessed February 28 2020)."},{"key":"e_1_3_3_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/IROS47612.2022.9982085"},{"key":"e_1_3_3_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622875"},{"key":"e_1_3_3_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857186"},{"key":"e_1_3_3_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3182183"},{"key":"e_1_3_3_41_2","unstructured":"Satya Pitaka. 2020. Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 SoCs (Vivado Tools). https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1222-idf-for-7s-or-zynq-vivado.pdf (2020). Application Note: 7 Series and Zynq-7000 SoC Devices XAPP1222 (v1.4)."},{"key":"e_1_3_3_42_2","doi-asserted-by":"publisher","DOI":"10.3390\/computers7040052"},{"key":"e_1_3_3_43_2","unstructured":"STM. STM32MP1 Series. (n.d.) Retrieved January 31 2021 from https:\/\/www.st.com\/en\/microcontrollers-microprocessors\/stm32mp1-series.html"},{"key":"e_1_3_3_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2952434"},{"key":"e_1_3_3_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/3403702"},{"key":"e_1_3_3_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907912"},{"key":"e_1_3_3_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00028"},{"key":"e_1_3_3_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3405794"},{"key":"e_1_3_3_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"e_1_3_3_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/2629423"},{"key":"e_1_3_3_51_2","unstructured":"Zishen Wan Bo Yu Thomas Yuang Li Jie Tang Yuhao Zhu Yu Wang Arijit Raychowdhury and Shaoshan Liu. 2021. A Survey of FPGA-Based Robotic Computing. (2021). arxiv:cs.RO\/2009.06034"},{"key":"e_1_3_3_52_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-2008-3"},{"key":"e_1_3_3_53_2","unstructured":"Xilinx. 2018. Vivado Design Suite Partial Reconfiguration UG909 (v2018.1) April 27 2018. Retrieved January 5 2020 from https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_1\/ug909-vivado-partial-reconfiguration.pdf (2018)."},{"key":"e_1_3_3_54_2","first-page":"633","volume-title":"18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21)","author":"You Jie","year":"2021","unstructured":"Jie You, Jingfeng Wu, Xin Jin, and Mosharaf Chowdhury. 2021. Ship compute or ship data? why not both?. In 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21). USENIX Association, 633\u2013651. https:\/\/www.usenix.org\/conference\/nsdi21\/presentation\/you"},{"key":"e_1_3_3_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2018.1700105"},{"key":"e_1_3_3_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641703"},{"key":"e_1_3_3_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/TSC.2019.2963301"},{"key":"e_1_3_3_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2943179"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3643825","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3643825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:49:56Z","timestamp":1750286996000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3643825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,18]]},"references-count":57,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,3,31]]}},"alternative-id":["10.1145\/3643825"],"URL":"https:\/\/doi.org\/10.1145\/3643825","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,18]]},"assertion":[{"value":"2023-04-30","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-01-13","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-03-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}