{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:05:01Z","timestamp":1750309501381,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Institute of Information & Communications Technology Planning & Evaluation (IITP)","award":["2020-0-01297"],"award-info":[{"award-number":["2020-0-01297"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3655676","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["VVIP: Versatile Vertical Indexing Processor for Edge Computing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7045-3281","authenticated-orcid":false,"given":"Hyungjoon","family":"Bae","sequence":"first","affiliation":[{"name":"Electrical Engineering, KAIST, Daejeon, Daejeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9262-0674","authenticated-orcid":false,"given":"Da Won","family":"Kim","sequence":"additional","affiliation":[{"name":"Electrical Engineering, Columbia University, New York, NY, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5671-1341","authenticated-orcid":false,"given":"Wanyeong","family":"Jung","sequence":"additional","affiliation":[{"name":"Electrical Engineering, KAIST, Daejeon, Daejeon, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Krste Asanovic. 2019. RISC-V Vector Extension."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00011"},{"key":"e_1_3_2_1_4_1","volume-title":"VEGETA: Vertically-Integrated Extensions for Sparse\/Dense GEMM Tile Acceleration on CPUs. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 259--272","author":"Jeong Geonhwa","year":"2023","unstructured":"Geonhwa Jeong, Sana Damani, Abhimanyu Rajeshkumar Bambhaniya, Eric Qin, Christopher J Hughes, Sreenivas Subramoney, Hyesoon Kim, and Tushar Krishna. 2023. VEGETA: Vertically-Integrated Extensions for Sparse\/Dense GEMM Tile Acceleration on CPUs. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 259--272."},{"key":"e_1_3_2_1_5_1","volume-title":"CompAcc: Efficient Hardware Realization for Processing Compressed Neural Networks Using Accumulator Arrays. In 2020 IEEE Asian Solid-State Circuits Conference (A-SSCC). IEEE, 1--4.","author":"Ji Zexi","year":"2020","unstructured":"Zexi Ji, Wanyeong Jung, Jongchan Woo, Khushal Sethi, Shih-Lien Lu, and Anantha P Chandrakasan. 2020. CompAcc: Efficient Hardware Realization for Processing Compressed Neural Networks Using Accumulator Arrays. In 2020 IEEE Asian Solid-State Circuits Conference (A-SSCC). IEEE, 1--4."},{"key":"e_1_3_2_1_6_1","volume-title":"A Systolic Neural CPU Processor Combining Deep Learning and General-Purpose Computing With Enhanced Data Locality and End-to-End Performance","author":"Ju Yuhao","year":"2022","unstructured":"Yuhao Ju and Jie Gu. 2022. A Systolic Neural CPU Processor Combining Deep Learning and General-Purpose Computing With Enhanced Data Locality and End-to-End Performance. IEEE Journal of Solid-State Circuits (2022)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"key":"e_1_3_2_1_9_1","unstructured":"Louis-No\u00ebl Pouchet and Tomofumi Yuki. 2015. PolyBench\/C 4.2."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655676","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3655676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:48Z","timestamp":1750295868000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655676"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":11,"alternative-id":["10.1145\/3649329.3655676","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3655676","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}