{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:32:59Z","timestamp":1763724779546,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100020595","name":"National Science and Technology Council","doi-asserted-by":"publisher","award":["110-2223-E-011-002-MY3","113-2927-I-011-502"],"award-info":[{"award-number":["110-2223-E-011-002-MY3","113-2927-I-011-502"]}],"id":[{"id":"10.13039\/100020595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3655918","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Concurrent Detailed Routing with Pin Pattern Re-generation for Ultimate Pin Access Optimization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5052-1993","authenticated-orcid":false,"given":"Ying-Jie","family":"Jiang","sequence":"first","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6675-2676","authenticated-orcid":false,"given":"Shao-Yun","family":"Fang","sequence":"additional","affiliation":[{"name":"National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2385755"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Standard-Cell Scaling Framework with Guaranteed Pin-Accessibility,\" in International Symposium on Circuits and Systems (ISCAS)","author":"Cheng C.-K.","year":"2020","unstructured":"C.-K. Cheng, D. Lee and D. Park, \"Standard-Cell Scaling Framework with Guaranteed Pin-Accessibility,\" in International Symposium on Circuits and Systems (ISCAS), pp. 1--5 2020."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962782"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578920"},{"key":"e_1_3_2_1_5_1","first-page":"17","volume-title":"International Symposium on Physical Design (ISPD)","author":"Jiang Y.-J.","year":"2023","unstructured":"Y.-J. Jiang and S.-Y. Fang, \"Pin Access-Oriented Concurrent Detailed Routing, \" in International Symposium on Physical Design (ISPD), pp. 17--25, 2023."},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing,\" in Design Automation Conference (DAC)","author":"Kahng A. B.","year":"2020","unstructured":"A. B. Kahng, L. Wang and B. Xu, \"The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing,\" in Design Automation Conference (DAC), pp. 1--6, 2020."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037885"},{"volume-title":"NCTUcell: A DDA- and Delay-Aware Cell Library Generator for FinFET Structure With Implicitly Adjustable Grid Map, \" in ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED)","author":"Li Y.-L.","key":"e_1_3_2_1_8_1","unstructured":"Y.-L. Li, S.-T. Lin, S. Nishizawa, H.-Y. Su, M.-J. Fong, O. Chen and H. Onodera, \"NCTUcell: A DDA- and Delay-Aware Cell Library Generator for FinFET Structure With Implicitly Adjustable Grid Map, \" in ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), vol. 41, no. 12, pp. 5568--5581, Dec. 2022."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013274"},{"key":"e_1_3_2_1_10_1","first-page":"41","volume-title":"Pin Access-Driven Design Rule Clean and DFM Optimized Routing of Standard Cells under Boolean Constraints, \" in International Symposium on Physical Design (ISPD)","author":"Ryzhenko N.","year":"2019","unstructured":"N. Ryzhenko, S. Burns, A. Sorokin, and M. Talalay, \"Pin Access-Driven Design Rule Clean and DFM Optimized Routing of Standard Cells under Boolean Constraints, \" in International Symposium on Physical Design (ISPD), pp. 41--47, 2019."},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"Sangmin Kim and Youngsoo Shin, \"Pin accessibility-driven cell layout redesign and placement optimization, \" in Design Automation Conference (DAC)","author":"Seo J.","year":"2017","unstructured":"J. Seo, Jinwook Jung, Sangmin Kim and Youngsoo Shin, \"Pin accessibility-driven cell layout redesign and placement optimization, \" in Design Automation Conference (DAC), pp. 1--6, 2017."},{"key":"e_1_3_2_1_12_1","first-page":"56","volume-title":"Pin accessibility evaluating model for improving routability of VLSI designs, \" in International System-on-Chip Conference (SOCC)","author":"Su H. -Y.","year":"2017","unstructured":"H. -Y. Su, S. Nishizawa, Y. -S. Wu, J. Shiomi, Y. -L. Li and H. Onodera, \"Pin accessibility evaluating model for improving routability of VLSI designs, \" in International System-on-Chip Conference (SOCC), pp. 56--61, 2017."},{"key":"e_1_3_2_1_13_1","first-page":"9","volume-title":"Fast Pin Access Analysis with Incremental SAT Solving,\" in International Symposium on Physical Design (ISPD)","author":"Wang F.","year":"2023","unstructured":"F. Wang, J. Liu, and E. F.Y. Young, \"FastPass: Fast Pin Access Analysis with Incremental SAT Solving,\" in International Symposium on Physical Design (ISPD), pp. 9--16, 2023."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"volume-title":"PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning, \" in ACM Transactions on Design Automation of Electronic Systems (TODAES)","author":"Xu X.","key":"e_1_3_2_1_15_1","unstructured":"X. Xu, B. Yu, J. -R. Gao, C.-L. Hsu and D. Z. Pan, \"PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning, \" in ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 21, no. 42, pp. 1--21, Jul. 2016."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Concurrent pin access optimization for unidirectional routing, \" in Design Automation Conference (DAC)","author":"Xu X.","year":"2017","unstructured":"X. Xu, Y. Lin, V. Livramento and D. Z. Pan, \"Concurrent pin access optimization for unidirectional routing, \" in Design Automation Conference (DAC), pp. 1--6, 2017."},{"key":"e_1_3_2_1_17_1","first-page":"284","volume-title":"Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line,\" in Great Lakes Symposium on VLSI (GVLSI)","author":"Ye W.","year":"2015","unstructured":"W. Ye, B. Yu, D. Z. O. Pan, Y.-C. Ban, and L. Liebmann, \"Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line,\" in Great Lakes Symposium on VLSI (GVLSI), pp. 284--294 2015."},{"key":"e_1_3_2_1_18_1","first-page":"196","volume-title":"BSIM-CMG: Standard FinFET compact model for advanced circuit design,\" in European Solid-State Circuits Conference (ESSCIRC)","author":"Duarte J. P.","year":"2015","unstructured":"J. P. Duarte, S. Khandelwal, A. Medury, C. Hu, P. Kushwaha, H. Agarwal, A. Dasgupta, and Y. S. Chauhan, \"BSIM-CMG: Standard FinFET compact model for advanced circuit design,\" in European Solid-State Circuits Conference (ESSCIRC), pp. 196--201, 2015."},{"key":"e_1_3_2_1_19_1","first-page":"140","volume-title":"ISPD 2018 Initial Detailed Routing Contest and Benchmarks,\" in International Symposium on Physical Design (ISPD)","author":"Mantik S.","year":"2018","unstructured":"S. Mantik, G. Posser, W. Chow, Y. Ding, and W. Liu, \"ISPD 2018 Initial Detailed Routing Contest and Benchmarks,\" in International Symposium on Physical Design (ISPD), pp. 140--143, 2018"},{"key":"e_1_3_2_1_20_1","first-page":"105","volume-title":"ASAP7: A 7-nm finFET predictive process design kit,\" in Microelectronics Journal (MICROJ)","author":"Clark L. T.","year":"2016","unstructured":"L. T. Clark, V. Vashishtha, L. Shifren, A. Gujja, S. Sinha, B. Cline, C. Ramamurthy and G. Yeric, \"ASAP7: A 7-nm finFET predictive process design kit,\" in Microelectronics Journal (MICROJ), vol. 53, pp. 105--115, July 2016."},{"key":"e_1_3_2_1_21_1","unstructured":"The open source detailed router TritonRoute-WXL https:\/\/github.com\/ABKGroup\/TritonRoute-WXL"},{"key":"e_1_3_2_1_22_1","unstructured":"Cadence Meet PPA and TAT targets at advanced nodes Innovus Implementation System https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signof\/soc-implementation-and-floorplanning\/innovus-implementation-system.html"},{"key":"e_1_3_2_1_23_1","unstructured":"Siemens IC sign-off verification and DFM optimization Calibre Design Solutions https:\/\/eda.sw.siemens.com\/en-US\/ic\/calibre-design\/"},{"key":"e_1_3_2_1_24_1","unstructured":"Synopsys Accurate libraries for signoff & implementation SiliconSmart https:\/\/www.synopsys.com\/implementation-and-signoff\/signoff\/siliconsmart.html\/"},{"key":"e_1_3_2_1_25_1","unstructured":"Synopsys PrimeSim HSPICE https:\/\/www.synopsys.com\/implementation-and-signoff\/ams-simulation\/primesim-hspice.html\/"},{"key":"e_1_3_2_1_26_1","unstructured":"IBM High-performance optimization solver for linear mixed-integer and quadratic programming ILOG CPLEX Optimizer https:\/\/www.ibm.com\/analytics\/cplex-optimizer\/"},{"key":"e_1_3_2_1_27_1","unstructured":"The OpenMP API specification for parallel programming https:\/\/www.openmp.org\/"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"San Francisco CA USA","acronym":"DAC '24"},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655918","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3655918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:48Z","timestamp":1750295868000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655918"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":27,"alternative-id":["10.1145\/3649329.3655918","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3655918","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}