{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:31:01Z","timestamp":1773246661154,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3655935","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Size-Optimized Depth-Constrained Large Parallel Prefix Circuits"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6556-7038","authenticated-orcid":false,"given":"Shiju","family":"Lin","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8163-3114","authenticated-orcid":false,"given":"Bentian","family":"Jiang","sequence":"additional","affiliation":[{"name":"Huawei Design Automation Lab, Hong Kong, Hung Hom, Hong Kong SAR, Hong Kong Special Administrative Region of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0810-2042","authenticated-orcid":false,"given":"Weihua","family":"Sheng","sequence":"additional","affiliation":[{"name":"Huawei Design Automation Lab, Hong Kong, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0623-1590","authenticated-orcid":false,"given":"Evangeline","family":"Young","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, New Territories, Hong Kong Special Administrative Region of China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3114262"},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. IEEE\/ACM ICCAD.","author":"Liu Jianhua","year":"2003","unstructured":"Jianhua Liu, Shuo Zhou, Haikun Zhu, and Chung-Kuan Cheng. 2003. An Algorithmic Approach for Generic Parallel Adders. In Proc. IEEE\/ACM ICCAD."},{"key":"e_1_3_2_1_3_1","first-page":"2298","article-title":"Cross-Layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approach","volume":"38","author":"Ma Yuzhe","year":"2019","unstructured":"Yuzhe Ma, Subhendu Roy, Jin Miao, Jiamin Chen, and Bei Yu. 2019. Cross-Layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approach. IEEE TCAD 38, 12 (2019), 2298--2311.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586094"},{"key":"e_1_3_2_1_6_1","volume-title":"Pan","author":"Roy Subhendu","year":"2013","unstructured":"Subhendu Roy, Mihir Choudhury, Ruchir Puri, and David Z. Pan. 2013. Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures. In Proc. ACM\/IEEE DAC."},{"key":"e_1_3_2_1_7_1","volume-title":"Pan","author":"Roy Subhendu","year":"2014","unstructured":"Subhendu Roy, Mihir Choudhury, Ruchir Puri, and David Z. Pan. 2014. Towards Optimal Performance-Area Trade-Off in Adders by Synthesis of Parallel Prefix Structures. IEEE TCAD (2014)."},{"key":"e_1_3_2_1_8_1","volume-title":"Pan","author":"Roy Subhendu","year":"2016","unstructured":"Subhendu Roy, Mihir Choudhury, Ruchir Puri, and David Z. Pan. 2016. Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in HighPerformance Designs. IEEE TCAD (2016)."},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. IEEE\/ACM ISLPED.","author":"Roy Subhendu","year":"2017","unstructured":"Subhendu Roy, Yuzhe Ma, Jin Miao, and Bei Yu. 2017. A learning bridge from architectural synthesis to physical design for exploring power efficient highperformance adders. In Proc. IEEE\/ACM ISLPED."},{"key":"e_1_3_2_1_10_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste Neil","unstructured":"Neil Weste and David Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley Publishing Company, USA.","edition":"4"},{"key":"e_1_3_2_1_11_1","volume-title":"Pro. DATE","volume":"2","author":"Yeh Chingwei","year":"2006","unstructured":"Chingwei Yeh, En-Feng Hsu, Kai-Wen Cheng, Jinn-Shyan Wang, and Nai-Jen Chang. 2006. An 830mW, 586kbps 1024-bit RSA chip design. In Pro. DATE, Vol. 2."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142162"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655935","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3655935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:48Z","timestamp":1750295868000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3655935"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":12,"alternative-id":["10.1145\/3649329.3655935","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3655935","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}